SYSTEM BOARD CONNECTORS

Under typical conditions, these connectors should be connected to the indicators and switches of the system unit.

| Keyboard connector | KB1 |
|--------------------------------|-----------|
| External battery connector | P8 |
| Power supply connector | P6, P7 |
| Power LED & Ext-Lock connector | P1 |
| Turbo LED connector | P3 |
| Turbo switch connector | P4 |
| Speaker connector | P5 |
| Hardware reset connector | P2 |
| Function | Connector |

Pin assignments of the connectors are illustrated as follows:

P 2 - Hardware Reset Connector

| 2 | 1 | Pin |
|--------|---------------|------------|
| Ground | Selection Pin | Assignment |

P 5 - Speaker Connector

| Pin | Assignment |
|-----|------------|
| 1 | Data out |
| 2 | +5 Vdc |
| ω | Ground |
| 4 | +5 Vdc |

P 4 - Turbo Switch Connector

| 2 | | Pin |
|--------|---------------|------------|
| Ground | Selection Pin | Assignment |

P 3 - Turbo LED Connector

| 2 | 1 | Pin |
|------------|--------|------------|
| LED signal | +5 Vdc | Assignment |

CONTROL OF SYSTEM SPEED

System speed can be controlled by hardware switch and keyboard. Connector P4 is connected to the turbo switch of the case. When the system speed is fast, the turbo LED of the case should be turned on.

To change the speed by keyboard, use '-' and '+' of the numeric keypad. Press 'Ctrl', 'Alt' and '-' for slow speed and Press 'Ctrl', 'Alt' and '+' for fast speed.

Whenever the system speed is set to slow by turbo switch, it cannot be changed by keyboard, and vice versa.

RESET CMOS SETUP INFORMATION

Sometimes, the improper setting of system setup may make the system malfunction. In this case, turn off the power and disconnect the external battery. Then place a jumper on JP3 (2-3) for a while. The internal CMOS status register will be cleared. Then remove the jumper and turn on the power. The BIOS finds the CMOS status register is reset and regards the setup information as invalid. So it will prompt you to correct the information. In normal operation, JP3 place in (1-2).

P 8 - External Battery Connector

| Pin 1 2 3 | Assignment + Vdc not used Ground |
|--------------------|----------------------------------|
| . ω | Ground |
| 4 | Ground |

KB 1 - Keyboard Connector

| Pin | Assignment |
|-----|----------------|
| _ | Keyboard clock |
| 2 | Keyboard data |
| ω | Spare |
| 4 | Ground |
| 5 | +5 Vdc |

The configuration of the memory is very flexible. It can install 256KB, 1MB or 4MB SIMM modules are acceptable. There are several combinations of DRAM types you may consider. So, a basic system can be equipped with fewer memory and the system can be upgraded by installing the extended memory. The different configurations of memory is illustrated at the next page.

There are totally two banks of DRAM. The memory size is detected automatically by system BIOS. This detection is performed during memory test and the size is indicated after reset. No jumper is needed to be set for the memory size and DRAM type.

To determine what DRAM speed rating to be used is depended on the system speed and wait state. The highest performance is accomplished by using zero wait state, but high speed DRAM has to be used.

The wait state setting is applied to two banks of memory. Therefore make sure to install DRAM modules with the same speed rating, or accommodate the wait state setting to the new DRAM type.


This section provides technical information about OCTEK HAWK-486 and is intended for advanced users interested in the basic design and operation of OCTEK HAWK-486.

MEMORY MAPPING

| Address Range Function 0000000- 0800000- 09FFFF 000K-512K System Board Memory (512K) 080000- 09FFFF 512K-640K System Board Memory (128K) 0A0000- 0BFFFF 640K-768K Display Buffer (128K) 0C0000- 0DFFFF 768K-896K Adaptor ROM / Shadow RAM (128K) 0E0000- 0FFFFF 896K-960K System ROM / Shadow RAM (64K) 100000- 7FFFFF 960K-1024K System BIOS ROM / Shadow RAM (64K) 800000- 7FFFFF 1024K-8192K System Memory 800000- 7FFFFF 8192K-16318K System Memory | | | |
|--|-------------------|--------------|---------------------------------------|
| 000K-512K 512K-640K 640K-768K 768K-896K 896K-960K 960K-1024K 1024K-8192K 8192K-16318K | Address | Range | Function |
| 512K-640K 640K-768K 768K-896K 896K-960K 960K-1024K 1024K-8192K 8192K-16318K | 000000- 7FFFFF | 000K-512K | System Board Memory (512K) |
| 640K-768K 768K-896K 896K-960K 960K-1024K 1024K-8192K 8192K-16318K | 080000- 09FFFF | 512K-640K | System Board Memory (128K) |
| 768K-896K 896K-960K 960K-1024K 1024K-8192K 8192K-16318K | 0A0000- 0BFFFF | 640K-768K | Display Buffer (128K) |
| 896K-960K 960K-1024K 1024K-8192K 8192K-16318K | 0C0000- 0DFFFF | 768K-896K | Adaptor ROM / Shadow RAM (128K) |
| 960K-1024K 1024K-8192K 8192K-16318K | 0E0000- 0EFFFF | 896K-960K | System ROM / Shadow RAM (64K) |
| 1024K-8192K 8192K-16318K | 0F0000- 0FFFFF | 960K-1024K | System BIOS ROM / Shadow RAM (64K) |
| 8192K-16318K | 100000- 7FFFFF | 1024K-8192K | System Memory |
| | 800000- FFFFFF | 8192K-16318K | System Memory |

Installing RAM Modules

If the BIOS reports an memory error or parity error, drag out the modules and insert them again. If the locking latches are damaged, contact your dealer to replace the socket.



I/O address hex 100 to 3FF are available on the I/O channel.

| 3A0-3AF | | 3B0-3BF | 3B0-3BF 3C0-3CF | 3B0-3BF 3C0-3CF 3D0-3DF | 3B0-3BF 3C0-3CF 3D0-3DI 3F0-3F7 |
|---------|-----------------|--|---|---|--|
| 100-001 | 3AF | 3AF 3BF | 3AF 3BF 3CF | 3AF 3BF 3CF 3DF | 3AF 3BF 3CF 3CF 3DF |
| | Bisynchronous 1 | Bisynchronous I Monochrome Display and Printer Adapter | Bisynchronous 1 Monochrome Display and Printer Adapter Reserved | Bisynchronous 1 Monochrome Display and Printer Adapter Reserved Color Graphics Monitor Adapter | Bisynchronous 1 Monochrome Display and Printer Adapter Reserved Color Graphics Monitor Adapter Diskette Controller |

SYSTEM FUNCTIONS

System functions include:

- Interrupt
- DMA
- Timer
- Real time clock
- Clock and ready generation
- I/O channel control

All system functions are 100% compatible to AT standard. I/O channel of OCTEK HAWK-486 is designed to be compatible with standard AT bus. All the expansion cards conformed to the standard AT bus can be used in OCTEK HAWK-486 without problem.

Note: Channel 1 is programmed to generate a 15-micro-second period signal.

The 8254 Timer/Counters are treated by system programs as an arrangement of four programmable external I/O ports. Three are treated as counters and the fourth is a control register for mode programming.

MEMORY SYSTEM

Two banks of DRAMs can be installed on motherboard and 256K, 1MB and 4MB DRAM SIMM modules are support. One bank of DRAM refers to four pieces of SIMM modules. The maximum memory size is 32MB when using 4MB DRAM for all banks. The DRAM should be fast-page mode DRAM with CAS# before RAS# refresh capability.

The memory system supports Burst mode. Successive memory accesses in 3, 2, 2, 2 DRAM burst cycles. It does not require wait state and thus CPU can run at full speed.

To enhance the system performance, shadow RAM mode is supported. In shadow RAM mode, system BIOS and video BIOS contained in low speed memory such as EPROM and ROM are copied into DRAM. Improvement is significant because access to DRAM is much faster than ROM.

DIRECT MEMORY ACCESS (DMA)

OCTEK HAWK-486 supports seven DMA channels.

| Channel | Function |
|---------|------------------------------|
| 0 | Spare (8 bit transfer) |
| - | SDLC (8 bit transfer) |
| 2 | Floppy Disk (8 bit transfer) |
| ω | Spare (8 bit transfer) |
| 4 | Cascade for DMA Controller 1 |
| 5 | Spare (16 bit transfer) |
| 6 | Spare (16 bit transfer) |
| 7 | Spare (16 bit transfer) |

By eliminating the access to external bus, operations with the internal cache can be completed in a single cycle. 80386 at least needs two cycles for an operation. To further increase the rate of data transfer inside the CPU, the internal bus of the cache memory is increased to 128 bits, which is four times of the external bus. Since, in most of the time, the CPU is using the internal cache, the large bus size substantially improves the overall performance.


When the CPU writes data to the main memory, the data is first stored in a write buffer. There are four write buffers. When the external bus is idle, data will be sent to the main memory. If all buffers are filled, it can start write operation in burst mode. Since the internal cache is updated immediately, the CPU need not suspend its operation and there is no need to wait for the external device to update the main memory.

Many often-used instructions are executed in a clock cycle and some instructions are modified to take fewer cycles than in 80386. On the contrary, 80386 may take two to three more cycles for the same instruction. The CPU contains an advanced instruction pipeline structure and a 32-byte code queue to speed up the execution.

80486 includes all the functions of 80386 and is able to support sophisticated software and operation systems which are widely employed now. It is able to operate in real mode, protected mode and virtual 8086 mode.

CMOS RAM ADDRESS MAP

| 34-3F | 33 | 32 | . 31 | 30 | 2E-2F | 19-2D | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 0F | 0E | 00-0D | Addresses |
|----------|---|---------------------|------------------------------|-----------------------------|----------------------|----------|----------------------------|---------------------------|-----------------------|----------------------|----------------|----------|---------------------------------------|----------|---|------------------------|--------------------------|-------------------------------|-------------|
| Reserved | * Information flags (set during power on) | * Date century byte | * High expansion memory byte | * Low expansion memory byte | 2-byte CMOS checksum | Reserved | High expansion memory byte | Low expansion memory byte | High base memory byte | Low base memory byte | Equipment byte | Reserved | Fixed disk type byte - drives C and D | Reserved | Diskette drive type byte - drives A and B | * Shutdown status byte | * Diagnostic status byte | * Real-time clock information | Description |



486 Block Diagram

SYSTEM EXPANSION BUS

slots. OCTEK HAWK-486 provides seven 16-bit

The I/O channel supports:

- I/O address space from hex 100 to hex 3FF

Selection of data access (either 8 or 16 bit)

- 24 bit memory addresses (16MB)
- Interrupts
- DMA channels
- Memory refresh signal


System Support Functions:

8-Channel DMA (Direct Memory Access)
16-level interrupt
3 programmable timers
CMOS RAM for system configuration
Real time clock with battery backup

Other Features:

On board POWERGOOD generation
On board battery backup CMOS data
External battery connector
Hardware / Software turbo switch

The following figure shows the pinumbering for I/O channel connectors JB1-JB7.



I/O Channel (B-Side)

| B31 | B30 | B29 | B28 | B27 | B26 | B25 | B24 | B23 | B22 | B21 | B20 | B19 | B18 | B17 | B16 | B15 | B14 | B13 | B12 | B11 | B 10 | В9 | В8 | В7 | В6 | В5 | B4 | В3 | В2 | В1 | I/O Pin | |
|--------|-----|--------|------|-----|--------|------|------|------|------|------|-----|----------|------|--------|------|--------|------|------|--------|--------|-------------|---------|-----|---------|----------|--------|------|--------|-----------|--------|-------------|--|
| GND | OSC | +5 Vdc | BALE | T/C | -DACK2 | IRQ3 | IRQ4 | IRQ5 | IRQ6 | IRQ7 | CLK | -Refresh | DRQ1 | -DACK1 | DRQ3 | -DACK3 | -IOR | -IOW | -SMEMR | -SMEMW | GND | +12 Vdc | 0WS | -12 Vdc | DRQ2 | -5 Vdc | IRQ9 | +5 Vdc | RESET DRV | GND | Signal Name | |
| Ground | 0 | Power | 0 | 0 | 0 | | 1 | - | П | - | 0 | 0/1 | 0 | H | 0 | Н | 1/0 | 1/0 | 0 | 0 | Ground | Power | ı | Power | Jarrel 1 | Power | Н | Power | I | Ground | 1/0 | |

Chapter 4 TECHNICAL INFORMATION 4-1

| System Timers System Interrupts Direct Memory Access (DMA) Real Time Clock and CMOS RAM CMOS RAM Address Map Real Time Clock Information System Expansion Bus |
|---|
| 4-2 4-4 4-6 4-7 4-8 4-9 4-10 4-11 |

APPENDIX A OPERATION & MAINTENANCE A-1

| Cleaning the Motherboard | Cleaning the "Golden Finger" | Keeping the System Cool | Static Electricity |
|--------------------------|------------------------------|-------------------------|--------------------|
| A-2 | A-2 | A-1 | A-1 |

APPENDIX B TROUBLESHOOTING

B-1

| Improper Setting of | Main Memory Error |
|---------------------|-------------------|
| Wait State | |
| B-1 | B- 1 |

APPENDIX C SYSTEM BOARD LAYOUT C-1

I/O Channel (D-Side)

| D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | I/O Pin |
|--------|---------|--------|------|--------|------|--------|------|--------|------|--------|-------|-------|-------|-------|-------|-----------|-----------|-------------|
| GND | -MASTER | +5 Vdc | DRQ7 | -DACK7 | DRQ6 | -DACK6 | DRQ5 | -DACK5 | DRQ0 | -DACK0 | IRQ14 | IRQ15 | IRQ12 | IRQ11 | IRQ10 | -I/O CS16 | -MEM CS16 | Signal Name |
| Ground | - | Power | ı | 0 | ı | 0 | - | 0 | - | 0 | I | ı | | - | - | | Ι | 1/0 |

Appendix A Operation and Maintenance

STATIC ELECTRICITY

When installing or removing any add-on card, DRAM module or coprocessor, you should discharge the static electricity on your body. Static electricity is dangerous to electronic device and can build-up on your body. When you touch the add-on card or motherboard, it is likely to damage the device. To discharge the static electricity, touch the metal of your computer. When handling the add-on card, don't contact the components on the cards or their "golden finger". Hold the cards by their edges.

KEEPING THE SYSTEM COOL

The motherboard contains many high-speed components and they will generate heat during operation. Other add-on cards and hard disk drive can also produce a lot of heat. The temperature inside the computer system may be very high. In order to keep the system running stably, the temperature must be kept at a low level. A easy way to do this is to keep the cool air circulating inside the case. The power supply contains a fan to blow air out of the case. If you find that the temperature is still very high, it would be better to install another fan inside the

Note

- Electronic components are sensitive to dust and dirt. Do inspect and clean the computer system regularly.
- 2. Turn off the power whenever you install or remove any connector, memory module and add-on card. Before turning on the power, make sure that all the connectors, memory modules and add-on cards are secured.
- 3. After power is on, please wait for a minute. The system BIOS are going through a self-test during this period and nothing is shown on the screen. After the self-test, the system BIOS will initialize the display adaptor and show messages.
- 4. The SIMM sockets are fragile device. Do not force the SIMM modules into the sockets. It may break the locking latches.

Appendix B Troubleshooting

MAIN MEMORY ERROR

After power up, the monitor remains blank, and there are beep sounds indicating a main memory failure. In this case, turn off the power and remove all SIMM modules. Carefully place the modules back to the sockets and make sure that all the modules are locked by the locking latches firmly.

In some other cases, the total memory found by the BIOS is different from the actual amount of memory on board. (Note that 128K bytes memory is reserved for the shadow RAM function and will not be counted by the BIOS). It is also a memory failure and you can follow the instruction above.

IMPROPER SETTING OF WAIT STATE

If the system hangs after memory test, another possible cause is the improper setting of the wait state for memory operation. The number of wait state must match the speed of the DRAM. Reset the CMOS RAM and set up the wait state. Try to increase the number of wait state.

REVISION: 2.0

IBM, IBM PC/XT/AT, PC-DOS, MS-DOS, OS/2, INTEL, WEITEK, PHOENIX ARE THE TRADEMARKS OR REGISTERED TRADEMARKS OF THEIR RESPECTIVE OWNERS.

The material in this manual is for information only and is subject to change without notice.

ABBILVE SET L

Appendix C System Board Layout

System Manual HAWK 486

4.4

e se sien<mark>die with</mark>os matter es se se set water et de set water. De sien<mark>de with</mark>os matter

The second secon

LEVDEMYBRE OF LRET LEVESCLIAE OMABER

FROTEXIX. VEB. 1887 LEVESCLIAE OB RECELEBED

BRITERIA ORIVITALIEU DOS MOTORS OBRITALET METERE

THIS PAGE IS INTENTIONALLY LEFT BLANK

RADIO FREQUENCY INTERFERENCE STATEMENT

This equipment generates and uses radio frequency energy and if not installed and used properly, that is, in strict accordance with the manufacturer's instructions, may cause interference with radio and television reception.

If this equipment does cause interference to radio or TV reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient the receiving antenna.
- Relocate the computer away from the receiver.
- * Move the computer away from the receiver.
- * Plug the power cord of computer into a different outlet so that computer and receiver are on different branch circuits.
- * Ensure that card slot covers are in place when no card is installed.
- Ensure that card mounting screws, attachment connector screws, and ground wires are tightly secured.
- * If peripherals are used with this system, it is suggested to use shielded, grounded cables, with in-line filters if necessary.

If necessary, the user should consult the dealer service representative for additional suggestions.

The manufacturer is not responsible for any radio or TV interferences caused by unauthorized modifications to this equipment. It is the responsibility of the user to correct such interferences.

case. Using a larger case is recommended if there are a number of add-on cards and disk drives in the system.

CLEANING THE "GOLDEN FINGER"

Whenever inserting an add-on card to the motherboard, make sure that there is no dirt on the "golden finger" of the add-on card. If not, the contact between the "golden finger" and the slot may be poor and thus the add-on card may not work properly. Use a pencil eraser to clean the "golden finger" if dirt is found.

CLEANING THE MOTHERBOARD

The computer system should be kept clean. Dust and dirt is harmful to electronic devices. To prevent dust from accumulating on the mother-board, installing all mounting plates on the rear of the case. Regularly examine your system, and if necessary, vacuum the interior of the system with a miniature vacuum.

Preface

The manual provides information about the installation and maintenance of OCTEK HAWK-486 motherboard. In-depth explanations of the functions of this motherboard are provided. In the appendix, the system BIOS setup is explained.

The content in this manual is only for reference and is intended to provide basic information for the general users. There are also some technical information for hardware and software engineers.

Chapter I contains a brief introduction and specification of OCTEK HAWK-486 motherboard. In the Chapter 2, the functions of OCTEK HAWK-486 are explained. It also outlines many advanced features of the CPU and the system architecture. Chapter 3 explains the installation of DRAM modules and jumpers. Some technical information are provided in the Chapter 4.

System BIOS is described in the attached BIOS Manual.

Additional information are given in Appendix A and B for the maintenance purpose.

CONTENT

| | | | | | | , | - | | | | | | | | _ | |
|---|------|-----|---|-----------------------------|------------------------|-----------------------|---|------------------|-----------------|---------------|-----------|---------------|------------------|--|--------------|--|
| | | | | | | Chapter 3 | | | | | | | Chapter 2 | | Chapter 1 | |
| System Board Jumper Setting System Board Connectors | | eed | Configuration of Memory DRAM Configuration | Installing External Battery | Installing RAM Modules | INSTALLING COMPONENTS | | System Functions | Dual Bus Design | Memory System | Processor | Specification | GENERAL FEATURES | | INTRODUCTION | |
| 3-7 3-8 | 3-6 | 3-6 | 3-4 3-5 | 3-3 | 3-1 | 3-1 | | 2-10 | 2-9 | 2-8 | 2-3 | 2-1 | 2-1 | | 1-1 | |

THIS PAGE IS INTENTIONALLY LEFT BLANK

I/O Channel (C-Side)

| _ | | _ | | _= | | | | | | | | - | | _ | _ | _ | _ | |
|------|------|------|------|------|------|-----|-----|-------|-------|------|------|------|------|------|------|------------|------|-------------|
| C18 | C17 | C16 | C15 | C14 | C13 | C12 | C11 | C10 | C9 | C8 | C7 | C6 | C5 | C4 | C3 | C 2 | C1 | I/O Pin |
| SD15 | SD14 | SD13 | SD12 | SD11 | SD10 | SD9 | SD8 | -MEMW | -MEMR | LA17 | LA18 | LA19 | LA20 | LA21 | LA22 | LA23 | SBHE | Signal Name |
| 1/0 | 0/1 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 0/1 | 0/1 | 0/1 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 |

OCTEK HAWK-486 consists of 32-bit 80486 microprocessor, a large cache memory and highly integrated chipsets to provide high performance, reliability and compatibility. OCTEK HAWK-486 is a perfect choice for CAD/CAM workstation and file server and supports sophisticated 32-bit computing applications and multi-user operating systems.

The total memory is 32MB memory is installed on board and flexible memory configuration for 256K 1M and 4M.

Compatibility and reliability are important issues. I/O channel is compatible to standard AT bus. Therefore any AT compatible peripherals may be used on OCTEK HAWK-486. On board POWERGOOD generator is essential to ensure the reliability of the system and is well-designed to work with all power supplies.

assignments for the I/O channel connectors. The following tables summarize

I/O Channel (A-Side)

| A31 | A30 | A29 | A28 | A27 | A26 | A25 | A24 | A23 | A22 | A21 | A20 | A19 | A18 | A17 | A16 | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | I/O Pin |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|------|------|------|------|-----|-------------|-----|-----|-----|-----|------|-----|------|-----|------------|-------------|
| SA0 | SAI | SA2 | SA3 | SA4 | SA5 | SA6 | SA7 | SA8 | SA9 | SA10 | SATI | SA12 | SA13 | SA14 | SA15 | SA16 | SA17 | SA18 | SA19 | ARN | -1/0 CH RDY | spo | SD1 | SD2 | SD3 | \$D4 | SD5 | \$D6 | SD7 | -1/0 CH CK | Signal Name |
| 0/I | 1/0 | 1/0 | 1/0 | 0/1 | 0/1 | 0/1 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 0/1 | 1/0 | 1/0 | 1/0 | 0/1 | 0/1 | 0 | _ | 0/1 | 0/1 | 1/0 | 1/0 | 1/0 | 0/1 | 0/1 | 1/0 | I |] [I/o |

SPECIFICATION

Processor:

Intel 80486DX, 80486SX and 80487SX CPU

Speed:


Software/hardware selectable Turbo/normal speed

I/O Slot:

Programmable AT Bus speed Programmable wait state for AT cycle Compatible to standard AT bus Two 8-bit and six 16-bit slots

Memory:

consumption Shadow RAM for System BIOS and Video BIOS Combination of DRAM type support CAS# before RAS# refresh to reduce power 32M bytes on board SIMM sockets for 256K, 1M or 4M modules mode support Fast page mode DRAM controller with burst



PROCESSOR

The power of HAWK comes from 80486. 80486 is the state-of-art microprocessor which merges many innovative features on a single chip for advanced applications and operation systems. Fabricating with the lum process, this CPU consists of more than one million transistors. With such high density, this CPU incorporates as many as new features to make itself the most powerful microprocessor.

80486 is a 32-bit microprocessor with 32-bit external data bus and 32-bit external address bus. It not only contain a central processing unit, but also integrates a numeric processor and a four-way set associate cache memory. It is fully binary compatible with 80386 and 80387. All existing software for PC XT/AT can be used on OCTEK HAWK-486. However, due to the new internal architecture, the performance of 80486 is two to four times of 80386.

Cache memory can improve the overall performance of a computer system. Nevertheless, if the cache memory is separated from CPU, CPU still needs to fetch code and data through external bus. That means the data transfer rate should not be too fast so that the external devices are able to keep pace with the CPU. In 80486, the cache controller and cache memory are integrated into the chip. Most of the operations can be carried out inside the CPU, which reduces the bus operations on external data and address bus and thus speeds up the internal execution.

REAL TIME CLOCK INFORMATION

The following table describes real-time clock bytes and specifies their addresses.

| Byte | Function | Address |
|----------|-------------------|-------------|
| 0 | Seconds | 00 |
| _ | Second alarm | 01 |
| 2 | Minutes | 02 |
| ω | Minute alarm | 03 |
| 4 | Hours | 04 |
| 5 | Hour alarm | 0.5 |
| 6 | Day of week | 06 |
| 7 | Date of month | 07 |
| ∞ | Month | 08 |
| 9 | Year | 09 |
| 10 | Status Register A | 0A |
| 1 | Status Register B | 0. B |
| 12 | Status Register C | 00 |
| 13 | Status Register D | 0D |

The cache memory is a 8K bytes, 16 bytes line size, four-way set associative configuration. The hit rate of this configuration is much better than 32K bytes two-way set associative external cache because a four-way set associative architecture provides better performance in a multitasking and multi-processor environment.

Bus snooping feature keeps the cache memory consistent with the main memory. When an external processor overwrites the content in the main memory, the corresponding data in the internal cache memory will be invalidated and will be fetched from main memory when CPU reads this data.

If a read miss occurs, the CPU will initiate a burst mode read operation. In burst mode read operation, CPU performs four successive read operations each of which takes only one cycle. Total 128 bits data are fetched into the CPU's internal cache. Since burst mode read operation is very fast, the traffic of the CPU bus is greatly reduced and the bus is available to other bus masters, such as DMA controller.

Reading 128 bits data into CPU will take some times. In order to reduce the delay, the internal cache controller works parallel with CPU. It fetches the data needed by CPU for the present operation and the CPU read cycle is terminated. Then the other data are read into the internal cache memory while CPU is doing something else. This arrangement permits the CPU to run at zero wait state.

The following shows the addresses for the page register.

| 008F | Refresh |
|-------------------|---------------|
| 008A | DMA Channel 7 |
| 0089 | DMA Channel 6 |
| 008B | DMA Channel 5 |
| 0082 | DMA Channel 3 |
| 0081 | DMA Channel 2 |
| 0083 | DMA Channel 1 |
| 0087 | DMA Channel 0 |
| I/O Address (HEX) | Page Register |

REAL TIME CLOCK AND CMOS RAM

Real time clock and CMOS RAM are contained on board. Real time clock provides the system date and time. CMOS RAM stores system information. Both are backed up by battery and will not lose information after power off. The following page shows the CMOS RAM Address Map.

several pages which are 4K bytes per page. Page allow powerful operating system to implement performance. generation software to address 64 terabytes. mechanism is transparent to software and allows virtual memory. Each segment is divided into concurrent operation and manipulating huge data can be increased up to 4GB. 8088 and 80286 is removed and the segment length the 64KB segment boundary which is an barrier of flexible Internal memory management unit provides operation system. be accomplished with addressing scheme Paging mechanism is employed to for the next Furthermore. Multitasking excellent

The demand for sophisticated, number-crunching scientific and business applications has rapidly increased in recent years. In the past, microprocessor features an integer Arithmetic Logic Unit which only handles simple integer operations such as addition and multiplication. Floating-point operations which are actually utilized by applications must be accomplished through software routines.

To meet the demand of floating-point calculation, a numeric coprocessor is necessary. However, an external coprocessor has been found to be the bottleneck of data transfer. 80486 integrates the coprocessor on chip and thus the data transfer to external bus is eliminated. The on-chip coprocessor is compatible with 80387. It works parallel with other units in the CPU, which results in a better performance of numeric process.

SYSTEM INTERRUPTS


Sixteen levels of system interrupts are provided on OCTEK HAWK-486. The following shows the interrupt-level assignments in decreasing priority.

| Ø | Level | I the chon |
|--|-------------------------|---|
| Timer Out Keyboard (Output By Interrupt I Real-time Software I INT 0AH Reserved Reserved Reserved Coprocesso Fixed Disl Reserved Serial Port Serial Port Parallel Port Diskette C | Microprocessor NMI | Parity or I/O Channel Check |
| Timer Out Keyboard (Output By Interrupt 1 IRQ8 IRQ9 IRQ9 IRQ10 IRQ11 IRQ12 IRQ12 IRQ13 IRQ14 IRQ14 IRQ15 Serial Port Serial Port Serial Port Parallel Port Diskette C | Interrupt Controllers | |
| Timer Out Keyboard (Output Bt (Output Bt Interrupt f IRQ8 IRQ9 IRQ9 IRQ10 IRQ11 IRQ11 IRQ12 IRQ12 IRQ13 IRQ14 IRQ14 IRQ15 Reserved Reserved Coprocesso Fixed Dist Fixed Dist Fixed Dist Parallel Port Serial Port Serial Port Serial Port Serial Port Serial Port Parallel Port Diskette C | _ | |
| IRQ8 IRQ9 IRQ9 IRQ10 IRQ11 IRQ12 IRQ12 IRQ13 IRQ13 IRQ14 IRQ14 IRQ15 IRQ15 IRQ15 IRQ15 IRQ16 IRQ17 IRQ17 IRQ18 IRQ18 IRQ19 IRQ | IRQ0 IRQ1 | Timer Output 0 Keyboard Output Buffer Full) |
| IRQ8 IRQ9 IRQ10 IRQ10 IRQ11 IRQ11 IRQ12 IRQ12 IRQ13 IRQ14 IRQ14 IRQ15 IRQ15 IRQ15 IRQ15 IRQ16 IRQ16 IRQ17 IRQ17 IRQ18 IRQ18 IRQ18 IRQ18 IRQ18 IRQ19 IR | IRQ2 – | Interrupt from CTLR 2 |
| IRQ10 IRQ11 IRQ11 IRQ12 IRQ13 IRQ13 IRQ14 IRQ15 IRQ15 Reserved Diskette Diskette | IRQ8 IRQ9 | _ >= |
| IRQ13 IRQ13 IRQ14 | IRQ10 | Reserved |
| IRQ14 | IRQ12 | Reserved |
| | IRQ13 IRQ14 IRQ15 | Coprocessor Fixed Disk Controller Reserved |
| | IRQ3 IRQ4 | Serial Port 2 Serial Port 1 Parallel Port 2 District Controller |

DUAL BUS DESIGN

It is very important that a high speed system should be compatible with existing peripherals without lowering the performance. To be compatible, the I/O slot should run at 8MHz or slower. On the other hand, the rest of the system are running at full speed.

A dual bus design is employed. A high speed bus links the CPU, coprocessor, cache memory and main memory. This bus is synchronous with the clock of the CPU and the data transfer is 32 bits. Whenever there is a request for transferring to or from I/O slot, the chipset is responsible for handling the conversion between the buses. The clock rate of the high speed bus will not be reduced, which eliminates many compatibility problem.



SYSTEM TIMERS

OCTEK HAWK-486 has three programmable timer/counters controlled by 82C206 and they are defined as channels 0 through 2:

| 8259 IRQ 0 | Clk out 0 |
|---------------|-----------|
| 1.190 Mhz OSC | Clk in 0 |
| Tied on | Gate 0 |
| System Timer | Channel 0 |

| Channel 1 | Refresh Request Generator |
|-----------|------------------------------|
| Gate 1 | Tied on |
| Clk in 1 | 1.190 Mhz OSC |
| Clk out 1 | Request Refresh Cycle |

Chapter 3 Installing Components

Important Note: Turn off the power before installing or replacing any component.

INSTALLING RAM MODULES

OCTEK HAWK-486 has eight sockets for SIMM modules. Whenever adding memory modules to the motherboard, install four modules at the same time. Also make sure that the chips on the modules face toward the memory expansion slot as shown in the next page.

To install a module, the module edge is angled into the socket's contact and then the module is pivoted into position, where the locking latches will secure it. If the module edge is not completely inserted into the socket, it cannot be pivoted to be in vertical position and should be dragged out and inserted again. Do not force the module into the SIMM socket. It will damage the locking latches.

The modules should be locked by the locking latches of the sockets firmly. Please check carefully before turning on the power. Otherwise, the system will not work properly.

I/O ADDRESS MAP


I/O Address Map on System Board

I/O address hex 000 to 0FF are reserved for the system board $\dot{I}/O.$

| ADDRESS (HEX) | DEVICE |
|------------------|--|
| 000-01F | DMA Controller 1, 8237 |
| 020-03F | Interrupt Controller 1, 8259, Master |
| 040-05F | Timer, 8254 |
| 060-06F | Keyboard Controller |
| 070-07F | Real Time Clock, NMI (non-maskable interrupt) mask |
| 080-09F | DMA Page Register, 74LS612 |
| 0A0-0BF | Interrupt Controller 2, 8259 |
| 0C0-0DF | DMA Controller 2, 8237 |
| 0F0 | Clear Math Coprocessor Busy |
| 0F1 | Reset Math Coprocessor |
| 0F8-0FF | Math Coprocessor Port |

INSTALLING EXTERNAL BATTERY

To back up the information stored in CMOS RAM, an external battery is needed to provide power after the system is turned off. The connector (P8) for the battery is located beside the keyboard connector on the rear of the board. A 3.6V battery is used. Turn off the power before install the battery. The location of the connector P8 is shown below.



THIS PAGE IS INTENTIONALLY LEFT BLANK

The number of wait state is assigned in the BIOS setup. Improper setting may cause the system malfunction. In this case, reset the CMOS setup using JP3. Then reset the system and go through the system setup again.

DRAM CONFIGURATION

| 32M | 4M | 4M | 7 |
|------------|----------------------|----------------------|---|
| 16M | × | 4M | 6 |
| 8M | M | MI | 5 |
| 5M | lM. | 256K | 4 |
| 4M | × | M | ယ |
| 2 M | 256K | 256K | 2 |
| IM | X | 256K | 1 |
| Memory | Bank 1 SIMM (5-8) | Bank 0 SIMM (1-4) | |
|] | | | |

P 1 - Power LED & Ext-Lock Connector

| Ground | 5 |
|------------------|-----|
| Keyboard inhibit | 4 |
| Ground | w |
| Key | 2 |
| +5 Vdc | 1 |
| Assignment | Pin |

P6, P7 - Power Supply Connector

| J |
|-----|
| |
| 4 |
| ယ |
| 2 |
| 1 |
| Pin |
| |

| +5 Vdc | 6 |
|------------|-----|
| +5 Vdc | 5 |
| +5 Vdc | 4 |
| -5 Vdc | ယ |
| Ground | 2 |
| Ground | 1 |
| Assignment | Pin |

3-10

SYSTEM BOARD JUMPER SETTING

There are several options which allow user to select by hardware switches.

Security Selection

| * | Disable | OPEN |
|---|---------|------|
| | Enable | 1-2 |
| | | JP2 |

CPU Type

| | 486DX | 486SX | 487SX |
|-----|-------|-------|-------|
| JP4 | * 1-2 | OPEN | 2-3 |
| JP5 | * 1-2 | OPEN | 1-2 |
| JP6 | * 1-2 | 2-3 | 1-2 |

Note: * factory setting