

HANDLING PRECAUTIONS

→ **NOTE :** Static electricity may cause damage to the integrated circuits on the mainboard. Before handling any mainboard outside of its protective packaging, ensure that there is no static electric charge in your body.

Observe any or all of these basic precautions when handling the mainboard or other computer components:

- Wear a static wrist strap which fits around your wrist and is connected to a natural earth ground.
 - Touch a grounded or anti-static surface or a metal fixture such as a water pipe.
 - Avoid contact with the components on add-on cards, boards and modules and with the "golden finger" connectors plugged into the expansion slot. It is best to handle system components by their mounting bracket.
- Above methods either prevent static build-up or cause it to be discharged properly.

TRADEMARKS TM

IBM registered trademark of International Business Machines Corp.
Intel registered trademark of Intel Corp.
All other trademarks mentioned in this manual are registered property of the respective owners.

COPYRIGHT ©

This manual may not, in whole or in part, be photocopied, reproduced, transcribed, translated, or transmitted in whatsoever form without the written consent of the manufacturer, except for copies retained by the purchaser for personal archival purposes.

486-VIP-10

Table of Contents

Chapter 1 Overview	
Specifications	1-1
Mainboard Layout	1-3
System Block Diagram	1-4
Chapter 2 Mainboard Settings	
Jumpers	2-1
CPU Selector Jumpers	2-1
NS8731/1312 Jumper Setting	2-3
NS87332 Jumper Setting	2-4
CPU Clock Jumper JK1-4K4 (VT8225N)	2-4
System Jumper Setting	2-6
Keyboard Controller Select	2-5
Connectors	2-6
IDE Controller Select	2-9
VESA Bus Connector	2-11
3-Volt Regulator Board Installation	2-14
Chapter 3 Memory Subsystem	
Memory Locations	3-1
Installing DRAM	3-2
SIMM Banks	3-2
DRAM Configuration	3-2
Installation Instructions	3-6
Cache Memory	3-6
Installing Cache Memory	3-7
Cache SRAM Specifications and Settings	3-8
128K Cache SRAM	3-8

486-VIP-10

- Optional Flash ROM.
- Award BIOS.
- Supports 128K/256K/512K/1M direct-mapped write-back/write-through cache memory.
- 72-pin SIMM sockets supports up to 64MB DRAM, provides page mode DRAM operation.
- Supports system and video BIOS cacheable and shadow.
- Supports decoupled DRAM refresh.
- Optional built-in ZIF socket that accepts Intel's OverDrive™ processors.
- Optional Regulator Daughter Board provides 3.45V for IntelDX4™ CPU.
- Supports three 16-bit ISA expansion slots.
- Supports two VESA bus expansion slots.
- Supports four PCI bus expansion slots.
- DALLAS DS12885Q real time clock/calendar.
- Provides built-in power management features necessary for Green PCs.
- Cable for the PS/2 mouse interface (optional).
- Supports VIA 83C461/Promise PDC20230C (optional) Local IDE.
- Optional enhanced IDE support allows for up to four host interface devices.
- Built-in IDE HDD/FDD and Local Bus IDE interface.
- NS PC87311/312/332 chipset for two serial/one parallel port.
- Supports ECP/BPP Protocol (NS 332 only).

486-VIP-IO

Mainboard Layout




Figure 1-1. Mainboard Layout

486-VIP-IO

JUMPER (ref. to BP44)	P23S/P24S/P24T	486SX/IntelDX2	C4486S (M6, M7)	IntelDX/ P24D/P24T
JC5	short	open	open	short
RN18	empty	empty	inserted	empty
RN19	empty	empty	empty	inserted
RN20	empty	empty	empty	empty

JUMPER	486SX/ P23S	P24S/P24T/ IntelDX/ IntelDX4	P24CT/ P24T*	C4486S (M6)	C4486DX (M7) C4486S+ C4487S (M6 + C8)	P24D
JC1, JC2	2-3	1-2	1-2	2-3	1-2	1-2
JC3	open	open	short	open	open	open
JC4	1-2	1-2	2-3	1-2	1-2	2-3
JC6	short	short	short	open	open	short

* P23S, P24S, P24D and P24T are the SL-enhanced CPUs while P24T is the Pentium OverDrive Processor.

→ **NOTE : When the onboard 3.3-volt regulator is not present, the 3.3-volt daughter board should be inserted. If not, please read page 2-14.**

JUMPER	PIN DEFINITION
JC7	Write-back/write-through select for P24D/P24T 1-2 write-back 2-3 write-through
JC8	For Intel's 3.3V CPU or Cynix's 3.6V CPU 1-2 Intel DX4 2-3 Cynix 486DX/DX2-V
JC9	Intel-S CPU 1-2 P24D/P24T/Cynix 486DX 2-3 If onboard regulator is present, selector for Intel's 3.3V CPU or Cynix's 3.6V CPU open Intel DX4 short Cynix 486DX/DX2-V
JC10	

Table 2-1. Jumper Setting for CPU Selector (Continued)

JUMPER	PIN DEFINITION
J27	DX4 clock mode select 1-2 2.5X mode 2-3 2X mode open 3X mode
JX1, J20, J23	1-2 (default)
JX2, JX5	2-3 (default)
JT3	IRQ14 1-2 IRQ10 (default) 2-3
JT4, J19	PCCLK=CPUCLK (default) 1-2 PCCLK=CPUCLK2 2-3 (40MHz is recommended for better performance)

Table 2-1. Jumper Setting for CPU Selector

→ **NOTE : Users are not encouraged to change the jumper settings not listed in this manual. Changing the jumper settings improperly may adversely affect system performance.**

NS87311/312 Jumper Setting

JF	BASE I/O ADDRESS	INDEX ADDRESS	DATA ADDRESS
	1-2	26EH*	26FH*
	2-3	398H	399H

JUMPER	PRINTER PORT DIRECTION SELECT	BIDIRECTION
JG	OUTPUT	2-3
JH	INPUT	N/A

* factory default

Table 2-2. NS87311/312 Jumper Setting

NS87332 Jumper Setting

BASE I/O ADDRESS		INDEX ADDRESS		DATA ADDRESS	
JF	JG	JH	2EH	2FH	2FH
1-2	1-2	2-3*	26EH*	26FH*	26FH*
1-2	2-3		15CH	15DH	15DH
2-3	1-2		39BH	39BH	39BH
2-3	2-3			3B9H	3B9H

* Factory default

Table 2-3 NS87332 Jumper Setting

CPU Clock Jumper JK1-JK4 (VT8228N)

CLK #	50 MHz	40 MHz	33.3 MHz	25 MHz
JK1	2-3	1-2	2-3*	2-3
JK2	1-2	1-2	2-3*	1-2
JK3	2-3	2-3	1-2*	2-3
JK4	2-3	1-2	1-2*	1-2

* Factory default

Table 2-4 CPU Clock Jumper Selection (JK1-JK4) (VT8228N)

NS87332 ECP MODE DMA CHANNEL

JP1, JP2	DREQ1, DACK1	DREQ3, DACK3
2-3	2-3	1-2 (default)

Table 2-5 NS87332 ECP Mode DMA Channel Selection

System Jumper Setting

JUMPER	PIN DEFINITION
J7	Password clear select Internal keyboard Clear password
J33	Display type select EGA/VGA (default) Color

Table 2-6 System Jumper Setting

IRQ PULL UP/PULL DOWN

IRQ	IRQ#	Setting
J1	IRQ14	1-2 Pull up (default)
J2	IRQ11	2-3 Pull down if PCI card is installed
J34	IRQ5	
J35	IRQ9	
J36	IRQ10	

Table 2-7 IRQ Pull Up/Down Jumper Setting

Keyboard Controller Select

JK3 JUMPER	JK4 JUMPER	FUNCTION
2-3	2-3	Internal keyboard with PS/2 mouse
1-2	2-3	Illegal
2-3	1-2	Internal keyboard without PS/2 mouse
1-2*	1-2*	External keyboard controller

Table 2-8 Keyboard Jumper Setting

JUMPER	INTERNAL KEYBOARD CONTROLLER WITH PS/2 MOUSE	INTERNAL KEYBOARD CONTROLLER WITHOUT PS/2 MOUSE	EXTERNAL KEYBOARD CONTROLLER
J17	2-3	2-3	1-2*
RN1	empty	empty	inserted*
RN2	inserted	empty	empty
RN3	empty	inserted	empty

* factory default

Table 2-9. Internal/External Keyboard Selection

Connectors

The connectors allow the mainboard to connect electronically with other parts of the system. Some connectors have two pins, others have four or five pins. Some malfunction problems encountered with your system may be caused by loose or improper connections. Ensure that all connections are in place and firmly attached.

CONNECTOR	PIN-OUTS	SIGNAL NAME
PS/2 Mouse Connector (Jumper Type)	1	Mouse data
	2	NC
	3	Ground
	4	+5V
	5	Mouse clock
PS/2 Keyboard Connector	1	Keyboard data
	2,6	NC
	3	Ground
	4	+5V
	5	Keyboard clock
Keyboard Connector	1	Keyboard clock
	2	NC
	3	Ground
	4	+5V
	5	Keyboard clock
PS/2 Mouse Connector (Mini-DIN Type)	1	Mouse data
	2,6	NC
	3	Ground
	4	+5V

Table 2-10. Connector Pin Definitions (Continued)

CONNECTOR	PIN-OUTS	SIGNAL NAME	
Power Connector	1	Power good	
	2, 10, 11, 12	+5V	
	3	+12V	
	4	-12V	
	5, 6, 7, 8	Ground	
	9	-5V	
	Serial Port 2 Connector	1	Data carrier detect
		2	Receive data
		3	Transmit data
4		Data transmit ready	
5		Signal ground	
6		Ready to receive data	
7		Request to send data	
8		Clear to send	
9		Ring indicator	
Serial Port 1 Connector	1	LP strobe	
	2-9	Data bit 0 - Data bit 7	
	10	LP acknowledge	
	11	LP busy	
	12	Paper end	
	13	Select status	
	14	LP line feed	
	15	LP error	
	16	Initiate printer	
17	Select printer		
18-25	Ground		
Parallel Port Connector	2	Density select	
	4, 6	NC	
	8	Line detection	
	10	Select motor A	
	12	Select drive A	
	14	Select motor B	
	16	Select drive B	
	18	Direction control	
	20	Step pulse	
	22	Write Data	
	24	Write enable	
	26	Write Data	
	28	Write protect	
30	Read data		
32	Head select		
34	Disk change		
21, 23, 25, 27, 33	Ground		

Table 2-10. Connector Pin Definitions (Continued)

CONNECTOR	PIN-OUTS	SIGNAL NAME
External Battery Connector J3	1 2,3 4	Anode + NC Cathode -
Hardware Sleep Connector J5	1 2	Hardware sleep signal Ground
Green Power Supply Connector J21	1 2	LED + LED -
Green Power Supply Connector J22	1 2	Enable/disable power supply output Ground
CPU Fan Connector J24	1 2 3	Ground + 12V Ground
3.3V Daughter Board Connector (For 3.3V3 BY CPU Only) J25**	1, 2, 14, 16 2, 4, 13, 15 6, 11 7, 8, 9, 10	+ 3.3V + 5V Voltage sense signal Ground
Speaker Connector J28	1 2 3 4	Speaker signal NC Ground + 5V
Keyboard and Power LED Connector J29	1, 2 3, 5 4	Power LED Ground Keyboard lock
Reset Switch Connector J30	1 2	Ground Reset signal
Turbo Switch Connector J31	1 2	Turbo signal Ground
Turbo LED Connector J32	1 2	LED + LED -

** Insert two-pin connector wires from Green Power Supply into Connector J22.
** If you decide not to use the 3.3V daughter board, the caps on pins 1-2, pins 15-16 should be replaced.

Table 2-10 Connector Pin Definitions

IDE Controller Select			
JUMPER	setting 0	setting 1	setting 2
J14	2-3	2-3	1-2
J15	1-2	1-2	1-2

Table 2-11 Local IDE Connector Jumper Setting
(Premise P/DX 20230 Only)

JUMPER	ENABLE LOCAL IDE	DISABLE LOCAL IDE
J26	1-2	2-3

Table 2-12 Local IDE Connector Jumper Setting

JUMPER	PIN DEFINITION
J9	short IDE connector pin27 linked to IOCHRDY signal open IDE connector pin27 open (default)
J10	short IDE connector pin28 linked to BALE signal open IDE connector pin28 open (default)

Table 2-13 Local IDE Connector Jumper Definitions

CONNECTOR	PIN-OUTS	SIGNAL NAME
J4 J13 HDD_LED Connector	1 2	LED + LED -
	2, 19, 32 24, 26, 30 40	Release hard disk Ground
	3	HDD7
	4	HDD8
	5	HDD6
	7	HDD9
	8	HDD10
	9	HDD11
	10	HDD12
	11	HDD13
	12	HDD14
	13	HDD2
	14	HDD15
	15	HDD16
	16	HDD17
	17	HDD18
	18	HDD19
	19	HDD20
	20, 21, 29	NC
	22	HDD ID write
	23	HDD ID read
	24	ICCHRDY
	25	ICCHRDY
	26	ICCHRDY
	27	ICCHRDY
	28	ICCHRDY
	29	ICCHRDY
	30	ICCHRDY
	31	ICCHRDY
	32	ICCHRDY
	33	ICCHRDY
	34	ICCHRDY
	35	ICCHRDY
	36	ICCHRDY
	37	ICCHRDY
	38	ICCHRDY
	39	ICCHRDY

Table 2-14 Local IDE Connector Pin Definitions

CONNECTOR	PIN-OUTS	SIGNAL NAME
CN10 Secondary IDE Connector	31	IRQ 15 (The rest are same as J6, page 2-10)
J13 HDD_LED Connector	1 2	LED + LED -

Table 2-15 ISA IDE Connector Pin Definitions

JUMPER	PIN DEFINITION
J6	short IDE connector pin27 filled to ICCHRDY signal open IDE connector pin27 open (default)
J11	short IDE connector pin28 need to 5VLE signal open IDE connector pin28 open (default)

Table 2-16 ISA IDE Jumper Definitions

VESA Bus Connector

The cache system board provides two high-performance VESA bus connectors, SL7 and SL8, for use with VESA peripherals. The VESA bus connector can be utilized for one Local Bus Master and one Local Bus Slave either (SL7) or (SL8). The following tables give the pin assignments for SL7 and SL8. Side A of the connector are pin outs on the board's component side while Side B are pin outs on the board's solder side. Jumpers JVI1 and JVI2 give more information on settings on the mainboard and the VL-bus controller.

JUMPER	PIN DEFINITION
JVI1	High speed write select 1,2 One wait write 2,3 Zero wait write (default)
JVI2	CPU speed select 1,2 Greater than 33MHz 2,3 Less than or equal to 33MHz (default)

Table 2-17 VL-Bus Controller Jumper Settings

SIDE A : PINS AND PIN-OUTS		SIDE B : PINS AND PIN-OUTS	
01	DAT01	01	DAT00
02	DAT02	02	DAT02
03	Ground	03	DAT04
04	DAT05	04	DAT06
05	DAT07	05	Ground
06	DAT09	06	Ground
07	DAT11	07	DAT10
08	DAT13	08	DAT12
09	DAT15	09	VCC
10	DAT17	10	DAT14
11	VCC	11	DAT16
12	12, 27, 40, 53	12	DAT18
13		13	DAT20
14		14	DAT22
15		15	DAT24
16		16	DAT26
17		17	DAT28
18		18	DAT30
19		19	DAT31
20		20	DAT32
21		21	DAT33
22		22	DAT34
23		23	DAT35
24		24	DAT36
25		25	DAT37
26		26	DAT38
27		27	DAT39
28		28	DAT40
29		29	DAT41
30		30	DAT42
31		31	DAT43
32		32	DAT44
33		33	DAT45
34		34	DAT46
35		35	DAT47
36		36	DAT48
37		37	DAT49
38		38	DAT50
39		39	DAT51
40		40	DAT52
41		41	DAT53
42		42	DAT54
43		43	DAT55
44		44	DAT56
45		45	DAT57
46		46	DAT58
47		47	DAT59
48		48	DAT60
49		49	DAT61
50		50	DAT62
51		51	DAT63
52		52	DAT64
53		53	DAT65
54		54	DAT66
55		55	DAT67
56		56	DAT68
57		57	DAT69
58		58	DAT70

Table 2-18. SL7 Local Bus Connector Pin Assignment

486-VP-10

SIDE A : PINS AND PIN-OUTS		SIDE B : PINS AND PIN-OUTS	
01	DAT01	01	DAT00
02	DAT02	02	DAT02
03	Ground	03	DAT04
04	DAT05	04	DAT06
05	DAT07	05	Ground
06	DAT09	06	Ground
07	DAT11	07	DAT10
08	DAT13	08	DAT12
09	DAT15	09	VCC
10	DAT17	10	DAT14
11	VCC	11	DAT16
12	12, 27, 40, 53	12	DAT18
13		13	DAT20
14		14	DAT22
15		15	DAT24
16		16	DAT26
17		17	DAT28
18		18	DAT30
19		19	DAT31
20		20	DAT32
21		21	DAT33
22		22	DAT34
23		23	DAT35
24		24	DAT36
25		25	DAT37
26		26	DAT38
27		27	DAT39
28		28	DAT40
29		29	DAT41
30		30	DAT42
31		31	DAT43
32		32	DAT44
33		33	DAT45
34		34	DAT46
35		35	DAT47
36		36	DAT48
37		37	DAT49
38		38	DAT50
39		39	DAT51
40		40	DAT52
41		41	DAT53
42		42	DAT54
43		43	DAT55
44		44	DAT56
45		45	DAT57
46		46	DAT58
47		47	DAT59
48		48	DAT60
49		49	DAT61
50		50	DAT62
51		51	DAT63
52		52	DAT64
53		53	DAT65
54		54	DAT66
55		55	DAT67
56		56	DAT68
57		57	DAT69
58		58	DAT70

Table 2-19. SL8 Local Bus Connector Pin Assignment

486-VP-10

3.3-Volt Regulator Board Installation

This section describes the installation of the 3.3-volt regulator board used for the Intel®DX4 processor. The Intel®DX4 processor is a new member of the Intel® 486 Processor family based on the Intel® 486DX2 processor core. It offers features such as System Management Mode (SMM) and Stop Clock Mode. Ideal for power management function. Its internal core frequency can operate up to maximum of 100MHz. It also operates with a 3.3-volt (Vcc) supply. If the onboard 3.3-volt regulator is not present, the 3.3-volt regulator must be installed before using the Intel®DX4 processor. Please refer to the steps below on how to install the 3.3-volt regulator. Please also refer to page 2-2 for the correct CPU jumper selection.

→ **NOTE :** If you do not install the daughter board, you must set connector J25's pin 1-2 and pin 15-16 to be shorted for booting up.

1. Remove jumpers from connector J25.
2. Place the 3.3-volt regulator board as shown on the figure below with the correct pin orientation.




Figure 2-2. 3.3-Volt Regulator Board Installation

486-VIP-10

Chapter 3

Memory Subsystem

The 486-VIP-10 is equipped with the memory necessary for running all your applications. Memory comes in the form of DRAM (SIMMs) and cache SRAM. This chapter describes these two kinds of memory and gives instructions on how to install each kind on the mainboard.

Memory Locations

The board layout below shows the locations of the DRAM memory banks and the cache SRAM:




Figure 3-1. Cache and Memory Locations

486-VIP-10

Installing DRAM

SIMM Banks

The 486-VIP-IO can accommodate onboard memory from 1 to 64MB using SIMMs (Single-In-Line Memory Modules). The motherboard has four memory banks — Bank 0, 1, 2, 3. Each bank can accept either a 1MB, 4MB, or 16MB SIMM in each socket.

DRAM Configuration

Memory can be installed in a variety of configurations, as shown in the next table:

TOTAL MEMORY	BANK 0 (72-PIN)	BANK 1 (72-PIN)	BANK 2 (72-PIN)	BANK 3 (72-PIN)
1MB	1MB	1MB	1MB	
	1MB	1MB		
2MB	1MB	1MB	1MB	1MB
	1MB	1MB	1MB	1MB
3MB	1MB	1MB	1MB	1MB
	1MB	1MB	1MB	1MB
4MB	1MB	1MB	1MB	1MB
	4MB	4MB		
5MB	4MB	1MB		
	1MB	4MB		
	4MB		4MB	
	1MB	4MB		
	4MB			4MB
	1MB	4MB		

Table 3-1. DRAM Configurations (Continued)

486-VIP-IO

TOTAL MEMORY	BANK 0 (72-PIN)	BANK 1 (72-PIN)	BANK 2 (72-PIN)	BANK 3 (72-PIN)
6MB	4MB	1MB	1MB	
	1MB	1MB	4MB	
7MB	1MB	4MB	1MB	1MB
	4MB	4MB	1MB	1MB
8MB	4MB	1MB	1MB	1MB
	4MB	4MB		
9MB	4MB	4MB	1MB	
	4MB	1MB	4MB	4MB
10MB	1MB	1MB	4MB	4MB
	4MB	4MB	1MB	1MB
12MB	4MB	4MB	4MB	4MB
	4MB	4MB	4MB	4MB
13MB	1MB	4MB	4MB	4MB
	4MB	1MB	4MB	4MB
16MB	4MB	4MB	4MB	4MB
	16MB	16MB		
17MB	1MB	16MB		
	1MB	16MB		
	16MB		16MB	
	1MB	16MB		
	16MB			16MB
	1MB	16MB		

Table 3-1. DRAM Configurations (Continued)

486-VIP-IO

TOTAL MEMORY	BANK 0 (725Pin)	BANK 1 (725Pin)	BANK 2 (725Pin)	BANK 3 (725Pin)
18MB	16MB	1MB	1MB	
	1MB	1MB	16MB	
19MB	16MB	1MB	1MB	1MB
	1MB	16MB	1MB	1MB
20MB	16MB	4MB		
	4MB	16MB		
21MB	16MB	4MB	1MB	
	1MB	4MB	16MB	
22MB	16MB	1MB	1MB	1MB
	4MB	16MB	1MB	1MB
24MB	16MB	4MB	4MB	4MB
	4MB	16MB	4MB	4MB
25MB	16MB	1MB	4MB	4MB
	1MB	16MB	4MB	4MB
29MB	16MB	4MB	4MB	4MB
	4MB	16MB	4MB	4MB
32MB	16MB	16MB	16MB	16MB
	32MB*		32MB*	

Table 3-1. DRAM Configurations (continued)

TOTAL MEMORY	BANK 0 (725Pin)	BANK 1 (725Pin)	BANK 2 (725Pin)	BANK 3 (725Pin)
33MB	16MB	16MB	1MB	
	1MB	1MB	16MB	16MB
34MB	16MB	16MB	1MB	1MB
	1MB	1MB	16MB	16MB
36MB	16MB	16MB	4MB	
	4MB	16MB	16MB	16MB
37MB	16MB	4MB	16MB	16MB
	4MB	1MB	16MB	16MB
40MB	16MB	16MB	4MB	4MB
	4MB	4MB	16MB	16MB
48MB	16MB	16MB	16MB	16MB
	16MB	16MB	16MB	16MB
49MB	16MB	16MB	16MB	16MB
	4MB	16MB	16MB	16MB
52MB	16MB	16MB	16MB	16MB
	16MB	16MB	16MB	16MB
64MB	32MB*	32MB*		

* Double-RAS SIMM

Table 3-1. DRAM Configurations

→ NOTE : Only Banks 0 and 2 can accept double-RAS SIMM. If Bank 0 has a double-RAS SIMM inserted, then Bank 1 should be free of SIMM. Likewise, if Bank 2 has a double-RAS SIMM inserted, then Bank 3 should be free of SIMM.

Installation Instructions

→ **NOTE : Always observe static electricity precautions. See "Handling Precautions" at the start of this manual.**

1. Locate the SIMM banks on the motherboard. Determine your desired configuration to be installed.
2. Insert the SIMM edge connector at a 90-degree angle onto the socket.




Figure 3-2. Installing SIMMs

3. Carefully push the SIMM down and back into the socket until the retaining clips of the socket snap, holding the SIMM in place. The holes in the SIMM should match the pins on the socket's retaining clips.

To remove the SIMMs, pull the retaining latch on both ends of the socket and reverse the procedure above.

Cache Memory

The 486-VIP-IO can accept cache memory of 128KB, 256KB, 512KB, or 1MB.

→ **NOTE : Be sure to use the correct chips for the amount of cache memory you want to add. You must install both the correct Cache and Tag SRAM.**

486-VIP-IO

Installing Cache Memory

→ **NOTE : Always observe static electricity precautions. See "Handling Precautions" at the beginning of this manual.**

If you do not have the confidence to make the installation, better consult a service technician for assistance.

1. Locate the cache memory on the motherboard. See Figure 3-1 again.
2. Be guided by the Cache SRAM settings depending on your desired SRAM configuration.

Correct orientation of the chips is necessary for the cache to operate properly. Normally, the chips have either a curved notch or a dot. This marker on the chip must be matched to the marker on the socket for correct alignment.


Install the chips individually as follows:

3. Align the chip with the marker on the socket. Press the chip onto the socket, ensuring that the pins on the chip are aligned with the corresponding connections on the socket.
4. Carefully apply enough pressure to partially seat the chip into the socket. Ensure that all pins are properly aligned with the connectors and that there are no bent pins. If there are any bent pins, remove the chip, straighten the pin and repeat the process.
5. Press the chip completely into the socket so that the pins are properly seated.


486-VIP-IO

Cache SRAM Specifications and Settings


128K Cache SRAM



256K Cache SRAM




OR




Cache SRAM Specifications and Settings


512K Cache SRAM



OR



1MB Cache SRAM



The cache size is jumper selectable. M2-M5 are assigned as Bank 0 and M6-M9 are assigned as Bank 1.

	128K	256K	512K	1M
Bank 0	32K x 8	32K x 8	64K x 8	128K x 8
Bank 1	Empty	32K x 8	Empty	64K x 8
Tag RAM (M1)	8K x 8/ 32K x 8	32K x 8	32K x 8	32K x 8/ 64K x 8
JS1 (Jumper)	1-2	2-3	2-3	2-3
JS2 (Jumper)	1-2	2-3	2-3	2-3
JS3 (Jumper)	1-2	1-2	2-3	2-3
JS4 (Jumper)	1-2	1-2	1-2	2-3
JS5 (Jumper)	1-2	1-2	2-3	2-3
JS6 (Jumper)	1-2	1-2	1-2	2-3

Table 3-2. Cache Configuration Size

Award BIOS Setup

The 486-VIP-IO comes with the Award BIOS chip that contains the ROM Setup information of your system. This chip serves as an interface between the CPU and the rest of the motherboard's components. This chapter explains the information contained in the Setup program and tells you how to modify the settings according to your system configuration.

System Setup

A Setup program, built into the system BIOS, is stored in the CMOS RAM that allows the configuration settings to be changed. This program is executed when:

1. User changes system configuration.
2. User changes system backup battery.
3. System detects a configuration error and asks the user to run the Setup program.

After power-on RAM testing, the message "**TO ENTER SETUP BEFORE BOOT, PRESS CTRL-ALT-ESC or **" appears. After pressing the above-mentioned keys, the following screen appears:

ROM PCHISA BIOS (2A4L4000)	
STANDARD CMOS SETUP	
AWARD SOFTWARE, INC.	
STANDARD CMOS SETUP	SUPERVISOR PASSWORD
BIOS FEATURES SETUP	USER PASSWORD
CHIPSET FEATURES SETUP	IDE HDD AUTO DETECTION
POWER MANAGEMENT SETUP	SAVE & EXIT SETUP
PCI CONFIGURATION SETUP	EXIT WITHOUT SAVING
LOAD BIOS DEFAULTS	
LOAD SETUP DEFAULTS	
Esc : Quit	↑ ↓ → ← : Select Item
F10 : Save and Exit Setup	(Shift) F2 : Change Color
Time, Date, Hard Disk Type...	

486-VIP-IO

Item: 8MB SIMMS issue

Based on the Manual, VIP IO motherboard can only support either 1MB, 4MB or 16MB each socket. It did not mention 8MB. Maybe there were some issue on that otherwise it was included on it. Please try to use 4MB and put it on four slots to produce 16MB or perhaps just one piece 16MB on one slot.

That's the only DRAM configuration on the manual.

486-VIP-IO

Item: AMD DX4-100 Jumper Settings

Use the BIOS version 427GN2A.awd.

Note:

CPU Voltage ---- 3.45V Use daughter board.

Other jumpers:

JC7 --- Open

JC8 --- 1-2

JC9 --- 1-2

J27 --- 2-3

JT3 --- 2-3

JT4 --- 1-2

J19 --- 1-2