### 486-GVT

### MAIN BOARD USER'S GUIDE

DOC No.

13009

Revision

A0

Date

August 1993

## **Table of Contents**

Chapter 1 Overview			
Specifications	:		1-2
Mainboard Layout			I - 3
System Block Diagram			1 - 4
Chapter 2 Mainboard Settings			
Jumper and Connector Locations			II - 2
Jumpers			II - 3
Setting the Jumpers	:		II - 4
CPU Selector Jumpers			<b>-</b> 4
CPU Clock (JK1)	:		II - 6
Connectors			II - 7
VESA Bus Connector			8 -
Chapter 3 Memory Subsystem			
Memory Locations		_	III - 2
Installing DRAM		_	II - 3
SIMM Banks		_	II - 3
DRAM Configuration	•	_	II - 3
Installation Instructions		_	- 6
Cache Memory	:	_	III - 7
Installing Cache Memory	:	_	8 - 1
Cache SRAM Specifications and Settings	:	_	II - 9
64K Cache SRAM	:	_	III - 9
128K Cache SRAM	:	_	II - 9

## Chapter 4 Award BIOS Setup

Connecting the Power Supply	External Connections	Mounting Fasteners	Mounting Holes	Handling Precautions	General Instructions	Appendix B Installation	Hard Disk Specifications	Appendix A Technical Information	Write to CMOS and Exit	Advanced CMOS Setup	Standard CMOS Setup	System Setup	Chapter 5 AMI BIOS Setup	Exiting Setup	Clear Password	Security Option	Password Setting	Load Setup Deafult	Load BIOS Default	Chipset Features Setup	BIOS Features Setup	Daylight Saving	Standard CMOS Setup	System Setup
						ı					·		1				÷		:	÷	÷	:		÷
•	*	•						1	•		•								*			*		
•	•	•	٠		•		•	1	•	•	•		1	•	•	•		•	•	٠	٠	•	*	
:		:	:	:		1	•		•			•					•		*	•	•	*		•
											1						Ċ				:		÷	:
				*																				
	•	•				].	•			•		•				•			•					
	•	•			•				•	•	•	•		*		•			•	•	٠	٠	٠	
:		:						1		•	•		1	•	•	•	•	•	•	•	•.	•	•	٠
									i		÷			•	•	•	•	•	•	•	•	•	•	•
B - 3	B - 3	B - \	B - 2	B - 2	B - 2		Α-,		V - 4	V - 3	V - 3	V-2		IV - 6	IV - 5	N - 5	IV - 5	IV - 5	N - 5	IV - 4	IV - 4	IV - 3	N - 2	V - 2

Overview

### Specifications

The 486-GVT mainboard comes with the following features:

- Intel 80486SX/DX/DX2/P24T/80486S-series/ CX486STM dual CPU microprocessor in PQFP and PGA packages.
- VIA GMC VT82C486 80486/80386 PC/AT chipset includes built-in 8042 keyboard controller.
- Award or AMI BIOS.
- Supports 64/128/256K direct-mapped write-back/write-through cache memory.
- DuPont 30 and 72-pin SIMM sockets supports 1 up to 96MB DRAM for 486 system, provides page mode DRAM operation.
- Supports system and video BIOS cacheable and shadow.
- Supports decoupled DRAM refresh.
- Provides built-in power management features ideal for Green PCs. \*
- Optional built-in ZIF socket that accepts Intel's Over-Drive<sup>TM</sup> processors or Pentium<sup>TM</sup> OverDrive<sup>TM</sup> processor.
- One 8-bit and six 16-bit ISA expansion slots.
- Supports two VESA bus slots for Local bus master or slave.
- Dallas DS12885Q real time clock/calendar.

Mainboard Layout

Overview

1-3






Figure 1-1. Mainboard Layout

The power management features will be available in Q4, '93.

## System Block Diagram




Figure 1-2. System Block Diagram

Chapter 2

486-GVT has several user-adjustable jumpers and connectors on the board that allow you to configure your system to suit your every need.

This chapter contains information on the various jumper and connector settings you can make on your mainboard.

# **Jumper and Connector Locations**

Figure II-1 below shows the jumper and connector locations on the mainboard.




Figure II - 1 Jumper and Connector Positions



### Jumpers

Jumpers are used to select the operation modes for your system. Each jumper on the board has three metal pins with each pin representing a different function. To "set" a jumper, a black cap containing metal contacts is placed over the jumper pin/s according to the required configuration. A jumper is said to be "shorted" when the black cap has been placed on one or two of its pins, as shown in the figure below:



Figure II - 2 Jumper with Pins Shorted

Functions of these jumpers are summarized in the table below:

Cache Size	JS1, JS2, JS3
IRQ15, -SMI	JX2, J8
High speed write	JV2
CPU speed	JV1
CX486S/Intel S-series CPU	JCX1
To select the CPU type	JC1, JC2, JC3, JC4, JC5, JC6, RN9, RN10, RN11
External/Internal keyboard	JKB1, JKB2, JKB3, JKB4, JX3
CPU clock	JK1, JX1
Password clear (Award/AMI BIOS)	٦٦
Mono/EGA/VGA display type	J4
External/Internal battery	J2
Function	Jumper

Table II - 1 Jumper Functions

Mainboard Settings

## Setting the Jumpers

If your system has a 80486SX CPU and you want to add an 80486DX CPU, install the new CPU to the vacant upgrade socket and adjust the jumpers accordingly.

## **CPU Selector Jumpers**

486-GVT provides ten jumpers that can be set according to the CPU you want installed. These jumpers are: JC1, JC2, JC3, JC4, JC5, JC6, JCX1, RN9, RN10, and RN11. Follow the mine the proper arrangement for the CPU you are using. diagrams found in the lower-middle area of the board to deter-To allow your system to be used with a variety of CPU's,

The next two table summarizes the settings of the CPU Selector

JC5	JC4	JC3	JC2	JC1	Jumper
shorted	open	open	2-3 shorted	2-3 shorted	486SX/P23S (PGA)
shorted	open	shorted	1-2 shorted	1-2 shorted	P24S/P4S/486DX/ 486DX2 (PGA)
open	shorted	open	1-2 shorted	1-2 shorted	P24T (PGA)
open	open	shorted	2-3 shorted	2-3 shorted	CX486S (PGA)

RN11	RN10	RN9	Jumper
open	shorted	open	P23S/P4S/ P24S (PGA)
open	open	open	486DX/486DX2/ 486SX (PGA)
open	open	shorted	CX486S (PGA)
shorted	open	open	P23S/P4S/ CX486S (PQFP)

Table II - 2 Jumper Settings for CPU Selector

2-3 -SMI	امر, ال
1-2 IRQ15	ζ 5
2-3 2 X	
1-2 1X	JX1
CPU Clock Select	
2-3 Internal keyboard	ЈХ3
1-2 External keyboard	JKB3, JKB4,
Internal/External Keyboard Select	JKB1, JKB2,
Open Intel S-series CPU	Personal Company of the Company of t
Short CX486S	JCX1
CPU Type Select	
Open Enable	
Short Disable on-board	JC6
80486SX/P23S/P4S/CX486S PQFP Select	
2-3 AMI BIOS	
1-2 Award BIOS	J7
Password Clear (Award/AMI BIOS Select)	
Close Color	
Open Mono/EGA/VGA (default)	J4
Display Type Select	
2-3 Internal battery	
1-2 External battery	દ
External, Internal Battery Select	
Pin Definition	Jumper

Table II-3. Jumper Definitions

your CPU clock speed. clock speed of the CPU in use. Adjust the setting according to fers. The CPU speed jumper settings follow the maximum Change the default to "High Speed Write" value if the installed VL-bus controller needs high speed zero wait state write trans-

### CPU Clock (JK1)

Power Down	33.3 MHz	50 MHz	40 MHz	25 MHz	Test	66.6 MHz	66.6 MHz	80 MHz	50 MHz	40 MHz	CLK2
Short	Short	Open	Short	Open	Open	Short	Open	Short	Open	Short	1-2
Short	Open	Short	Short	Open	Open	Open	Short	Short	Open	Open	3.4
Short	Open	Open	Open	Short	Open	Open	Open	Open	Short	Short	5-6
Short	Open	Open	Open	Open	Short	Short	Short	Short	Short	Short	7-8

Table II-4. CPU Clock Jumper Selection (JK1)

### Connectors

Mainboard Settings

The connectors allow the mainboard to connect electronically with other parts of the system. Some connectors have two pins, others have four or five pins. The next table gives the functions of each connector.

Connector	Function
CN1	Keyboard
CN2	Power
J1	External Battery Connector
9	Turbo LED
J10	Turbo Switch
J11	Hardware Reset
J12	Speaker
J13	Keylock and Power LED

Table II-5. Connector Definitions

Some malfunction problems encountered with your system may be caused by loose or improper connection. Ensure that the all connections are in place and firmly attached.

3	2	
Connector	Fin Outs	Signal Name
	v <u> </u>	Keyboard clock
CNI	ω	No connection
Neyboard Connector	4	Ground
	5	+5V
	_	Power good
	2	+5V
2	ω	+12V
CNA	4	-12V
rower Connector	5, 6, 7, 8	Ground
	9	-5V
	10, 11, 12	+5V
<u>_</u>	_	Anode+
External Battery	Ņ W	NC
Connector	4	Cathode -
9	_	Vcc
Turbo LED	2	LED
رال	_	Turbo Signal
Turbo Switch	2	Ground
J11	_	Ground
Hardware Reset	2	Reset signal
		Speaker signal
J12	2	NO
Speaker Connector	ω	Ground
	4	+5V
<u>.</u>	٠.	Power signal
Keylock and Power	N	Spare
LED Connector	ა, თ	Ground
ברט סטוווכטנטו	^	Kayılaalı

Table II-6. Connector Pin Definitions

### **VESA Bus Connector**

The cache system board provides two high-performance VESA bus connectors, SL14 and SL15, for use with VESA peripherals. These connectors can be utilized for one Local Bus Master and one Local Bus Slave, either (SL14) or (SL15).

component side while Side B are pin outs on the board's solder side. Jumpers JV1 and JV2 give more information on settings on the mainboard and the VL-bus controller. The following tables give the pin assignments for SL14 and SL15. Side A of the connector are pin outs on the board's

High Speed Write 1-2 One wait write 2-3 Zero wait write (default)	High 8 1-2 2-3	JV2
CPU Speed Select 1-2 Greater than 33 MHz 2-3 Less than or equal to 33 MHz	CPU 9 1-2 2-3	JV1
Pin Definition		Jumper

### Memory Locations

memory banks and the cache SRAM: The board layout below shows the locations of the DRAM




Figure III-1 Memory Locations

### Installing DRAM

Memory Subsystem

### SIMM banks

mainboard has three memory banks — Bank 0, 1, 2. Each bank can accept either a 256KB, IMB, 4MB, or 16MB SIMM in each  $486\mbox{-}\mathrm{GVT}$  can accommodate on-board memory from 1 to 128MB using SIMMs (Single-In-Line Memory Modules). The

## **DRAM Configuration**

shown in the next table. Memory can be installed in a variety of configurations, as

	T		5MB	T.			4MB		3MB		2MB	•		1MB	T	FORM MEMORY
		1M × 4	1M × 4	256K x 4	256K x 4			1M × 4	256K x 4	256K x 4		256K x 4			256K x 4	(30-pin)
4M × 1	1M × 1		1M x 1		4M × 1		4M × 1		1M × 1		1M × 1	1M x 1		1M × 1		(72-pin)
1M × 1	4M x 1	1M × 1		4M × 1		4M x 1			1M × 1	1M × 1	1M × 1		1M × 1			(72-pin)

Table III - 1 DRAM Configurations

			20MB				18MB					17MB				16MB		12MB		9MB			8MB			6MB		From statement	** 1.1.1.1
		4M × 4	4M × 4	1M × 4	1M × 4	4M × 4	256K x 4	256K × 4	4M × 4	4M × 4		The state of the s	256K x 4	256K x 4			4M × 4	1M × 4	1M × 4	1M × 4	256K x 4		1M × 4	1M × 4	1M × 4	256K x 4	256K x 4	(30-pin)	Bank 0
16M x 1	4M × 1		4M × 1		16M × 1	1M × 1	16M × 1	1M × 1		1M × 1	16M × 1	1M × 1		16M × 1		16M x 1		4M × 1	4M × 1	1M × 1	4M × 1	4M × 1		4M × 1	1M × 1	1M x 1	4M x 1	(72-pin)	Bank 1
4M × 1	16M × 1	4M × 1		16M × 1		1M x 1	1M × 1	16M x 1	1M × 1		1M × 1	16M × 1	16M x 1		16M × 1			4M × 1	1M × 1	4M × 1	4M × 1	4M × 1	4M × 1		1M × 1	4M × 1	1M × 1	(72-pm)	Bank 2

Table III-1. DRAM Configurations (Continued)

	80MB	72MB	00000	69MB	0000	68MB	66MB		65MB	64MB	48MB		36MB			33MB			32MB			24MB					21MB			from money
16M × 4	16M × 4	16M × 4	16M × 4	16M × 4	16M × 4	16M × 4	16M × 4	16M x 4	16M x 4	16M × 4	4M × 4	4M × 4	4M × 4	1M × 4	4M × 4	4M × 4	256K x 4		4M × 4	4M × 4	4M × 4	1M × 4	1M × 4	4M × 4	4M × 4	1M × 4	1M × 4	256K x 4	256K x 4	(30-pin)
	16M × 1	4M × 1	4M × 1	1M × 1		4M × 1	1M × 1		1M × 1		16M × 1	16M × 1	4M × 1	16M × 1	16M x 1	1M × 1	16M x 1	16M x 1		16M x 1	4M × 1	16M x 1	4M × 1	4M × 1	1M × 1	16M x 1	1M x 1	16M x 1	4M x 1	(72-pin)
16M × 1	On other transfer of the state	4M × 1	1M × 1	4M × 1	4M × 1		1M × 1	1M × 1			16M × 1	4M × 1	16M x 1	16M x 1	1M × 1	16M × 1	16M x 1	16M x 1	16M x 1		4M × 1	4M × 1	16M × 1	1M × 1	4M × 1	1M x 1	16M x 1	4M × 1	16M x 1	(72-pin)

Table III-1. DRAM Configurations (Continued)

96MB	OHME	OAMB	O mio	81MB	Total Memory
16M x 4	16M × 4	16M × 4	16M x 4	16M x 4	Bank 0 (30-pin)
16M × 1	16M × 1	4M × 1	16M × 1	1M × 1	Bank 1 (72-pin)
16M x 1	4M × 1	16M × 1	1M × 1	16M x 1	Bank 2 (72-pin)

Table III-1. DRAM Configurations (Continued)

## Installation Instructions

Always observe static electricity precautions. See "Handling Precautions" at the start of this manual.

system unit, follow the instructions below: Assuming the 486-GVT has been mounted on your computer

- Turn off the computer.
- Disconnect all connections to the system unit and unplug the power cord
- Open the system unit cover.
- desired configuration to be installed. Locate the SIMM banks on the mainboard. Determine your
- Ś angle onto the socket. Insert the SIMM edge connector at a 75 degree
- 6 SIMM in place. The holes in the SIMM should match Carefully push the SIMM down and back into the socket the pins on the socket's retaining clips. until the retaining clips of the socket snap, holding the

the socket and reverse the procedure above. To remove the SIMM/s, pull the retaining latch on both ends of

### Cache Memory

Memory Subsystem

The 486-GVT can accept cache memory of 64, 128 or 256KB

### NOTE:

cache memory you want to add. You must install both Be sure to use the correct chips for the amount of the correct Cache and Tag SRAM.

memory addresses are already in the cache memory. If it is, this the CPU wants to write data to the external memory, if the Alter RAM of the write-back cache system is used. Every time is called a "hit." If the addresses are not found in the Tag, the RAM will be set. RAM directory, not to the DRAM. At the same time, Alter location in SRAM is a "hit", it writes this data to the cache The CPU searches the Tag RAM to check if the required Tag SRAM stores the address of the data in the cache memory

two conditions are met Data in cache RAM is written to DRAM when the following

- When the CPU reads a "miss" in SRAM, it reads data overwritten.) Before the 'read' action, the system first cache RAM location has data in it, the previous data is from DRAM and places it in the cache RAM. ( If the writes-back data to DRAM, then places the second data in cache RAM, overlapping previous data.
- 2 new set of data is written to cache RAM. Each time the cache RAM is first written back to DRAM; then the tion for the second time, the first set of data in the When the CPU writes data to the same cache RAM loca-CPU rewrites the data from cache RAM to DRAM, the



### NOTE:

Alter RAM type is always the same as Tag RAM

## Installing Cache Memory

"Handling Precautions" at the beginning of this Always observe static electricity precautions. See

manual for instructions on how to remove the mainboard from arrangement of internal components. Read your computer's board from the system, depending on your case design and lation, better consult a service technician for assistance. the case. If you do not have the confidence to make the instal-To install cache memory, it may be necessary to remove the

- Turn off the computer.
- Disconnect all connections to the system unit and unplug the power cord.
- Open the system unit cover.
- move the mainboard from the system unit (if neces-Following the instructions on your computer manual, re-
- See Figure III 1 again Locate the cache memory on the mainboard
- 6 your desired SRAM configuration: Be guided by the Cache SRAM settings depending on

marker on the socket for correct alignment. notch or a dot. This marker on the chip must be matched to the operate properly. Normally, the chips have either a curved Correct orientation of the chips is necessary for the cache to

Install the chips individually as follows:


- chip onto the socket, ensuring that the pins on the chip are aligned with the corresponding connections on the Align the chip with the marker on the socket. Press the
- œ Carefully apply enough pressure to partially seat the chip into the socket.

remove the chip, straighten the pin and repeat the process. and that there are no bent pins. If there are any bent pins, Ensure that all pins are properly aligned with the connectors


Press the chip completely into the socket so that the pins are properly seated


# Cache SRAM Specifications and Settings

### **64K Cache SRAM**



### 128K Cache SRAM





The cache size is jumper selectable. M1 - M4 are assigned as Bank 0 and M6 - M9 are assigned as Bank 1.

1-2	2-3	1-2	JS3 (Jumper)
2-3	2-3	1-2	JS2 (Jumper)
2-3	1-2	1-2	JS1 (Jumper)
32K x 8	8K x 8	8K x 8	Tag RAM (M5)
32K x 8	Empty	8K x 8	Bank 1
32K x 8	32K x 8	8K x 8	Bank 0
256K	128K	64X	

Table III-2. Cache Configuration Size

## Award BIOS Setup

Chapter 4

486-GVT comes with the Award BIOS \* chip that contains the ROM Setup information of your system. This chip serves as an interface between the CPU and the rest of the mainboard's components.

This chapter explains the information contained in the Setup program and tells you how to modify the settings according to your system configuration.

<sup>\*</sup> If your mainboard uses the AMI BIOS chip, disregard this chapter. Refer to Chapter 5 instead.

