

CPU Clock Jumper JK1-JK4 (VT8225M)

CLK2	JK1	JK2	JK3	JK4
100 MHz	1-2	2-3	1-2	2-3
80 MHz	1-2	1-2	2-3	2-3
66.6 MHz	2-3	2-3	1-2	2-3
50 MHz	2-3	1-2	2-3	2-8
40 MHz	1-2	1-2	2-3	1-2
33.3 MHz	2-3	2-3	1-2	1-2
25 MHz	2-3	1-2	2-3	1-2

Table 2-3. CPU Clock Jumper Selection (JK1-JK4 (VT8225M))

Connectors

The connectors allow the mainboard to connect electronically with other parts of the system. Some connectors have two pins, others have four or five pins. Some malfunction problems encountered with your system may be caused by loose or improper connections. Ensure that all connections are in place and firmly attached.

CONNECTOR	PIN/OUTS	SIGNAL NAME
J1 Turbo Switch	1 2	Turbo Signal Ground
J3 + Green Power Supply Connector	1 2	Enable/Disable power supply outlet Ground
J4 External Battery Connector	1 2, 3 4	Arctide+ NC Cathode -
J8 Turbo LED	1 2	VCC LED
J9 Hardware Reset	1 2	Ground Reset signal
J10 Speaker Connector	1 2 3 4	Speaker signal NC Ground +5V
J11 Keyleok and Power LED Connector	1 2 3, 5 4	Power signal Spare Ground Keyleok
GN1 PS/2 Keyboard Connector	1 2, 6 3 4 5	Keyboard data NC Ground +5V Keyboard clock
GN2 PS/2 Mouse Connector	1 2, 6 3 4 5	Mouse data NC Ground +5V Mouse clock
GN3 Keyboard Connector	1 2 3 4 5	Keyboard clock Keyboard data NC Ground +5V
GN4 Mouse Connector	1 2 3 4 5	Mouse data NC Ground +5V Mouse clock
GN5 Power Connector	1 2, 10, 11, 12 3 4 5, 6, 7, 8 9	Power good +5V +12V Ground -5V

Table 2-4. Connector Pin Definitions

JUMPER	486SX/P233* (PGA)	P245/P450* 486DX/2X2 (PGA)	P247* (PGA)	Cx486S (M6) (PGA)	Cx486DX (M7) Cx486S+ Cx487S (M6,2Cs) (PGA)
JC1	2-3 shorted	1-2 shorted	1-2 shorted	2-3 shorted	1-2 shorted
JC2	2-3 shorted	1-2 shorted	1-2 shorted	2-3 shorted	1-2 shorted
JC3	open	shorted	open	shorted	shorted
JC4	open	open	shorted	open	open
JC5	shorted	shorted	open	open	open
JC7	1-2 shorted	1-2 shorted	2-3 shorted	1-2 shorted	1-2 shorted

* P233, P245, and P450 are the SL-enhanced CPUs while P247 is the Pentium Overdrive Processor.

JUMPER (for DR1 Toppin)	P233/P450/P245 (PGA)	486DX/2X2/SX (PGA)	Cx486S Cx486S+ Cx487S (M6,2Cs) (M7) (PGA)	P233/P450/Cx486S (POPF)
RN13	inserted	empty	empty	empty
RN14	empty	empty	empty	inserted
RN16	empty	empty	inserted	empty

JUMPER	PN1 DEFINITION
JC6	80486SX/P233/P450/Cx486S POPF Select Short Disable Open Enable
JCX1	Cyrix Cx486S/DX Intel S-series CPU, others (default)
JCX2	1-2 Intel S-series CPU, others (default) 2-3 Cyrix Cx486S/DX
JX2, JP2	1-2* IRQ15 (Regular CPU - default) 2-3 - SM1 (Cyrix or Intel S-series CPUs)

* IRQ15 is no longer available for the other devices when SM1 is selected.

Table 2-1. Jumper Settings for CPU Selector

486-GVT-2

JUMPER	PN1 DEFINITION
J2	Display Type Select Open Mono/EGA/VGA (default) Short Color
J5	External, Internal Battery Select 1-2 External battery (default) 2-3 Internal battery
J6	Adapter ISA Master 1542B/C SCSI card only (Transfer rate ≤ 51MB/s) Default (Transfer rate < 51MB/s)
J7	Password Clear (Award/AMI BIOS Select) Short Clear password (default) Open
J12	Cyrix CPU 2 X Clock Mode Select 1-2 2 X 2-3 1 X (default)
JP1, JP5	JP1 1-2 JP5 1-2 (factory default)
JP4	Local IDE 1-2 Default 2-3 For VESA Local VGA Card installed at VESA slot 0 only
JT1	P247 Write-back/Write-through Select 1-2 Write-back 2-3 Write-through
JX1	Regular CPU Clock Select 1-2 1 X (default) 2-3 2 X

Table 2-2. Jumper Definitions

→ NOTE : Users are not encouraged to change the jumper settings not listed in this manual as they are considered factory defaults which may adversely affect system performance.

486-GVT-2

- Dallas DS1287/DS12885Q/VIA VT82885V real time clock/calendar.
- Provides built-in power management features ideal for Green PCs.

Mainboard Layout




Figure 1-1. Mainboard Layout

* Insert two pin connector wire from Green Power Supply into Connector J1.

VESA Bus Connector

The cache system board provides two high-performance VESA bus connectors, SL14 and SL15, for use with VESA peripherals. These connectors can be utilized for one Local Bus Master and one Local Bus Slave, either (SL14) or (SL15).

The following tables give the pin assignments for SL14 and SL15. Side A of the connector are pin outs on the board's component side while Side B are pin outs on the board's solder side. Jumpers JV2 and JV3 give more information on settings on the mainboard and the VL-bus controller:

JUMPER	PIN DEFINITION
JV2	CPU Speed Select 1-2 > 33 MHz 2-3 5.33 MHz
JV3	High Speed Write Select 1-2 One wait write 2-3 Zero wait write (default)

→ **NOTE : The two VESA Local Bus slot can accommodate either one VESA Master with one VESA Slave or two VESA Slaves.**

CONNECTOR	SIDE A : PINS AND PIN OUTS	SIDE B : PINS AND PIN OUTS
01	DAT01	DAT00
02	DAT05	DAT02
03, 10, 17, 24, 35, 43,	Ground	DAT04
51	DAT05	DAT06
04	DAT05	DAT08
05	DAT09	Ground
06	DAT11	DAT10
07	DAT13	DAT12
08	DAT17	DAT14
09	DAT15	DAT16
11, 27, 40, 53	VCC	DAT18
12	DAT19	DAT20
13	DAT21	DAT22
14	DAT23	DAT24
15	DAT25	DAT26
16	DAT27	DAT28
18	DAT29	DAT30
19	DAT31	DAT31
20	ADDR0	ADDR31
21	ADDR2	ADDR29
22	ADDR6	ADDR27
23	ADDR24	ADDR25
24	ADDR22	ADDR23
25	ADDR20	ADDR19
26	ADDR18	ADDR17
27	ADDR16	ADDR15
28	ADDR14	ADDR13
29	ADDR12	ADDR11
30	ADDR10	ADDR9
31	ADDR8	ADDR7
32	ADDR6	ADDR5
33	ADDR4	ADDR3
34	ADDR2	ADDR2
35	WBCK#	NC
36	BE0#	NC
37	BE1#	RESET#
38	BE2#	D/C#
39	BE3#	MIO#
40	BE4#	W/R#
41	BE5#	RDY#
42	BE6#	LDEV0#
43	BE7#	LREQ#
44	BE8#	IGNTE
45	BE9#	LD2, 3, 4
46	BE10#	LD2, 3, 4
47	BE11#	LD2, 3, 4
48	BE12#	LD2, 3, 4
49	BE13#	LD2, 3, 4
50	BE14#	LD2, 3, 4
51	BE15#	LD2, 3, 4
52	BE16#	LD2, 3, 4
53	BE17#	LD2, 3, 4
54	BE18#	LD2, 3, 4
55	BE19#	LD2, 3, 4
56	BE20#	LD2, 3, 4
57	BE21#	LD2, 3, 4
58	BE22#	LD2, 3, 4

Table 2-5. Local Bus Connector Pin Assignment (Continued)

CONNECTOR	SIDE A - PINS AND PIN OUTS	SIDE B - PINS AND PIN OUTS
	01	DAT01
	02	DAT02
	03, 10, 17, 24, 35, 43, 51	Ground
	04	DAT06
	05	DAT08
	06	DAT09
	07	DAT10
	08	DAT13
	09	DAT15
	11	DAT17
	12, 27, 40, 53	VCC
	13	DAT19
	14	DAT21
	15	DAT23
	16	DAT25
	18	DAT27
	19	DAT29
	20	DAT30
	21	ADR30
	22	ADR28
	23	ADR26
	25	ADR24
	26	ADR22
	28	ADR20
	29	ADR18
	30	ADR16
	31	ADR14
	32	ADR12
	33	ADR10
	34	ADR08
	36	ADR06
	37	ADR04
	38	WBAC#
	39	BE0#
	41	BE1#
	42	BE2#
	44	BE3#
	45	ADS#
	48	LDEV#
	49	LREQ#
	50	LGN#
	52	ID2, 3, 4
	54, 55, 56	LEAD#
	57	LEAD#
	58	LEAD#

Table 2-5. Local Bus Connector Pin Assignment

486-GVT-2

Chapter 3

Memory Subsystem

The 486-GVT-2 is equipped with the memory necessary for running all your applications. Memory comes in the form of DRAM (SIMMs) and cache SRAM. This chapter describes these two kinds of memory and gives instructions on how to install each kind on the mainboard.

Memory Locations

The board layout below shows the locations of the DRAM memory banks and the cache SRAM:




Figure 3-1. Cache and Memory Locations

486-GVT-2

Here under are the jumper setting for Intel Pentium overdrive 83Mhz on GVT-2 M/B.

JC1 ----- 1-2
JC2 ----- 1-2
JC3 ----- open
JC4 ----- short
JC5 ----- open
JC6 ----- short
JC7 ----- 2-3

JK1 ----- 2-3
JK2 ----- 2-3
JK3 ----- 1-2
JK4 ----- 1-2

RN Configuration --> RN13 ---- ON (Resistor Inserted)

Other jumpers

JCX1 ----- open
JCX2 ----- 1-2
JX2 ----- 2-3
JP2 ----- 2-3
J12 ----- Open

Note: Please use the latest BIOS for GVT-2 Motherboard.

FIC Technical Support
December 18 1997