CX486M6/80486SX/80487SX/CX486M7/80486DX/80486DX2/ **Processor** 


**Pentium Overdrive** 

**Processor Speed** 25/33/40/50(internal)/50/66(internal)/MHz **Chip Set** 

Max. Onboard DRAM 128MB Cache 64/128/256KB **BIOS** Unidentified **Dimensions** 254mm x 218mm

I/O Options 32-bit VESA local bus slots (3)

**NPU Options** None



CONNECTIONS						
Purpose Location Purpose Location						
External battery	J2	Reset switch	J8 pins 9 & 19			
IDE interface LED	J7	IDE interface LED	J8 pins 10 & 20			
Speaker	J8 pins 1 - 4	Power LED & keylock	J8 pins 11 - 15			
Turbo switch	J8 pins 7 & 17	32-bit VESA local bus slots	SL1 - SL3			
Turbo LED	J8 pins 8 & 18					

. . . continued from previous page

USER CONFIGURABLE SETTINGS					
Function	Jumper	Position			
í Monitor type select color	J3	Closed			
Monitor type select monochrome	J3	Open			
í Factory configured - do not alter	J4	N/A			
í Factory configured - do not alter	J5	N/A			
í Battery type select internal	JP2	pins 1 & 2 closed			
Battery type select external	JP2	pins 1 & 2 closed			
CMOS memory clear	JP2	pins 2 & 3 closed			

DRAM CONFIGURATION 1					
Size	Bank 0	Bank 1	Bank 2		
4MB	(1) 1M x 36	NONE	NONE		
8MB	(1) 1M x 36	(1) 1M x 36	NONE		
12MB	(1) 1M x 36	(1) 1M x 36	(4) 1M x 9		
16MB	(1) 4M x 36	NONE	NONE		
20MB	(1) 1M x 36	(1) 4M x 36	NONE		
24MB	(1) 1M x 36	(1) 1M x 36	(4) 4M x 9		
24MB	(1) 1M x 36	(1) 4M x 36	(4) 1M x 9		
32MB	(1) 4M x 36	(1) 4M x 36	NONE		
36MB	(1) 1M x 36	(1) 4M x 36	(4) 4M x 9		
36MB	(1) 4M x 36	(1) 4M x 36	(4) 1M x 9		
48MB	(1) 4M x 36	(1) 4M x 36	(4) 4M x 9		
64MB	(1) 16M x 36	NONE	NONE		
72MB	(1) 1M x 36	(1) 1M x 36	(4) 16M x 9		
80MB	(1) 4M x 36	(1) 16M x 36	NONE		
84MB	(1) 1M x 36	(1) 4M x 36	(4) 16M x 9		
84MB	(1) 4M x 36	(1) 16M x 36	(4) 1M x 9		
96MB	(1) 4M x 36	(1) 4M x 36	(4) 16M x 9		
96MB	(1) 4M x 36	(1) 16M x 36	(4) 4M x 9		
128MB	(1) 16M x 36	(1) 16M x 36	NONE		

DRAM CONFIGURATION 2					
Size	Bank 0	Bank 1	Bank 2		
4MB	NONE	NONE	(4) 1M x 9		
8MB	(1) 1M x 36	NONE	(4) 1M x 9		
12MB	(1) 1M x 36	(1) 1M x 36	(4) 1M x 9		
16MB	NONE	NONE	(4) 4M x 9		
20MB	(1) 4M x 36	NONE	(4) 1M x 9		
24MB	(1) 1M x 36	(1) 4M x 36	(4) 1M x 9		
24MB	(1) 4M x 36	(1) 1M x 36	(4) 1M x 9		
24MB	(1) 1M x 36	(1) 1M x 36	(4) 4M x 9		
32MB	(1) 4M x 36	NONE	(4) 4M x 9		
36MB	(1) 4M x 36	(1) 4M x 36	(4) 1M x 9		
36MB	(1) 4M x 36	(1) 1M x 36	(4) 4M x 9		

. . . continued from previous page

DRAM CONFIGURATION 2 (CON'T)					
Size	Bank 0	Bank 1	Bank 2		
48MB	(1) 4M x 36	(1) 4M x 36	(4) 4M x 9		
64MB	NONE	NONE	(4) 16M x 9		
72MB	(1) 1M x 36	(1) 16M x 36	(4) 1M x 9		
80MB	(1) 16M x 36	NONE	(4) 4M x 9		
84MB	(1) 4M x 36	(1) 16M x 36	(4) 1M x 9		
84MB	(1) 16M x 36	(1) 1M x 36	(4) 4M x 9		
96MB	(1) 4M x 36	(1) 16M x 36	(4) 4M x 9		
96MB	(1) 16M x 36	(1) 4M x 36	(4) 4M x 9		
128MB	(1) 16M x 36	NONE	(4) 16M x 9		

	DRAM CONFIGURATION 3	
Size	Bank 0	Bank 2
12MB	(1) 2M x 36	(4) 1M x 9
24MB	(1) 2M x 36	(4) 4M x 9
36MB	(1) 8M x 36	(4) 1M x 9
48MB	(1) 8M x 36	(4) 4M x 9
72MB	(1) 2M x 36	(4) 16M x 9
96MB	(1) 8M x 36	(4) 16M x 9
128MB	(1) 32M x 36	NONE

DRAM JUMPER CONFIGURATION						
Configuration RNA RNB RNC						
1 Installed		Not installed	Not installed			
2 Not installed		Installed	Not installed			
3	Not installed	Not installed	Installed			

CACHE CONFIGURATION					
Size	Bank 0	Bank 1	TAG		
64KB	(4) 8K x 8	(4) 8K x 8	(1) 8K x 8		
128KB	(4) 32K x 8	NONE	(1) 8K x 8		
256KB	(4) 32K x 8	(4) 32K x 8	(1) 32K x 8		

CACHE RESISTOR CONFIGURATION					
Size RN64 RN128 RN256					
64KB	Installed	Not installed	Not installed		
128KB Not installed Installed Not installed					
256KB Not installed Not installed Installed					

. . . continued from previous page

	CPU TYPE CONFIGURATION					
Туре	JP6	JP8	JP12			
CX486M6	pins 2 & 3 closed	pins 1 & 2 closed	pins 2 & 3 closed	Open		
CXM6 module	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed		
80486SX	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed	Open		
80487SX	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed		
CX486M7	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed		
80486DX	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed		
80486DX2	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed		
Pentium Overdrive	pins 1 & 2 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 1 & 2 closed		

	CPU TYPE CONFIGURATION (CON'T)					
Туре	JP13	JP15	JP16			
CX486M6	pins 1 & 2 closed	pins 1 & 2 closed	Open	Open		
CXM6 module	pins 1 & 2 closed	pins 1 & 2 closed	Closed	Closed		
80486SX	pins 1 & 2 closed	pins 1 & 2 closed	Closed	Closed		
80487SX	pins 1 & 2 closed	pins 1 & 2 closed	Closed	Closed		
CX486M7	pins 1 & 2 closed	pins 1 & 2 closed	Closed	Closed		
80486DX	pins 1 & 2 closed	pins 1 & 2 closed	Closed	Closed		
80486DX2	pins 1 & 2 closed	pins 1 & 2 closed	Closed	Closed		
Pentium Overdrive	pins 2 & 3 closed	pins 2 & 3 closed	Closed	Closed		

CPU TYPE CONFIGURATION (CON'T)						
Туре	JP17	JP18	JP19	JP26	JP27	
CX486M6	2 & 3	1 & 2	Closed	1 & 2	Open	
CXM6 module	Open	2 & 3	Open	2 & 3	Closed	
80486SX	Open	1 & 2	Open	1 & 2	Open	
80487SX	Open	2 & 3	Open	1 & 2	Open	
CX486M7	Open	2 & 3	Open	1 & 2	Open	
80486DX	Open	2 & 3	Open	1 & 2	Open	
80486DX2	Open	2 & 3	Open	1 & 2	Open	
Pentium Overdrive	1 & 2	2 & 3	Open	1 & 2	Open	
Note: Pins designat	Note: Pins designated should be in the closed position.					

CPU SPEED CONFIGURATION					
Speed	JP20	JP24			
25MHz	pins 1 & 2, 5 & 6, 7 & 8 closed	pins 1 & 2 closed			
33MHz	pins 1 & 2, 3 & 4, 7 & 8 closed	pins 1 & 2 closed			
40MHz	pins 3 & 4, 5 & 6, 7 & 8 closed	pins 2 & 3 closed			
50iMHz	pins 1 & 2, 5 & 6, 7 & 8 closed	pins 1 & 2 closed			
50MHz	pins 1 & 2, 5 & 6, 7 & 8 closed	pins 2 & 3 closed			
66iMHz	pins 1 & 2, 3 & 4, 7 & 8 closed	pins 1 & 2 closed			

. . . continued from previous page

CPU FREQUENCY CONFIGURATION						
Frequency	JP9	JP21	JP22			
Single	pins 2 & 3 closed	pins 2 & 3 closed	pins 2 & 3 closed			
Dual	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed			

VESA WAIT STATE CONFIGURATION				
Wait states	JP23			
0 wait states	pins 1 & 2 closed			
1 wait state	pins 2 & 3 closed			

VL-BUS MASTER AND DRAM BANK CONFIGURATION					
VL-bus master	DRAM banks	JP10	JP11		
1	4	pins 2 & 3 closed	pins 1 & 2 closed		
2	2	pins 2 & 3 closed	pins 1 & 2 closed		