SEANIX TECHNOLOGY, INC. 486VLP3 (VER. 1.1)

80486SX/80486DX/80486DX2/80486DX4/Pentium Overdrive **Processor**


Processor Speed 25/33/40/50(internal)/50/66(internal)/75(internal)/100(internal)MHz

Chip Set Max. Onboard DRAM 64MB Cache 128/256KB **BIOS** Award

Dimensions 254mm x 218mm

I/O Options 32-bit VESA local bus slots (3)

NPU Options None



CONNECTIONS			
CONNECTIONS			
Purpose	Location	Purpose	Location
Speaker	P3	Reset switch	P7
Power LED & keylock	P4	External battery	P8
Turbo switch	P5	32-bit VESA local bus slots	SL1 - SL3
Turbo LED	P6		

Continued on next page. . .

SEANIX TECHNOLOGY, INC. 486 VLP3 (VER. 1.1)

. . . continued from previous page

USER CONFIGURABLE SETTINGS			
Function	Jumper	Position	
í Factory configured - do not alter JP5 Open			
í Factory configured - do not alter JP20 N/A			
í Factory configured - do not alter P1 N/A			
Note: The location of JP20 is unidentified.			

DRAM CONFIGURATION			
Size	Bank 0	Bank 1	
2MB	(1) 256K x 36	(1) 256K x 36	
2MB	(1) 512K x 36	NONE	
3MB	(1) 512K x 36	(1) 256K x 36	
4MB	(1) 512K x 36	(1) 512K x 36	
4MB	(1) 1M x 36	NONE	
5MB	(1) 256K x 36	(1) 1M x 36	
5MB	(1) 1M x 36	(1) 256K x 36	
6MB	(1) 512K x 36	(1) 1M x 36	
8MB	(1) 1M x 36	(1) 1M x 36	
9MB	(1) 2M x 36	(1) 256K x 36	
10MB	(1) 2M x 36	(1) 512K x 36	
10MB	(1) 512K x 36	(1) 2M x 36	
12MB	(1) 2M x 36	(1) 1M x 36	
16MB	(1) 2M x 36	(1) 2M x 36	
16MB	(1) 4M x 36	NONE	
17MB	(1) 4M x 36	(1) 256K x 36	
17MB	(1) 256K x 36	(1) 4M x 36	
18MB	(1) 512K x 36	(1) 4M x 36	
20MB	(1) 4M x 36	(1) 1M x 36	
20MB	(1) 1M x 36	(1) 4M x 36	
24MB	(1) 2M x 36	(1) 4M x 36	
32MB	(1) 4M x 36	(1) 4M x 36	
32MB	(1) 8M x 36	NONE	
40MB	(1) 8M x 36	(1) 2M x 36	
40MB	(1) 2M x 36	(1) 8M x 36	
48MB	(1) 8M x 36	(1) 4M x 36	
64MB	(1) 8M x 36	(1) 8M x 36	

DRAM JUMPER CONFIGURATION			
Size JP41			
Bank 0 & Bank 1 single side SIMM	pins 1 & 2 closed		
Bank 0 double side SIMM & Bank 1 single side SIMM	pins 2 & 3 closed		
Bank 0 & Bank 1 double side SIMM	pins 2 & 3 closed		

Continued on next page. . .

SEANIX TECHNOLOGY, INC. 486 V L P 3 (V E R . 1.1)

. . . continued from previous page

CACHE CONFIGURATION				
Size Bank 0 Bank 1 TAG				
128KB	(4) 32K x 8	NONE	(1) 8K x 8	
256KB	(4) 32K x 8	(4) 32K x 8	(1) 32K x 8	

CACHE JUMPER CONFIGURATION		
Size JP1		
128KB pins 2 & 3 closed		
256KB	pins 1 & 2 closed	

CPU TYPE CONFIGURATION						
Туре	JP19	JP28	R51	R52	R82	R89
80486SX (PQFP)	1 & 2	1 & 2, 3 & 4	Closed	Closed	Closed	Closed
80486SX (PGA)	1 & 2	1 & 2, 3 & 4	Closed	Closed	Closed	Closed
80486DX	1 & 2	1 & 2, 3 & 4	Closed	Closed	Closed	Closed
80486DX2	1 & 2	1 & 2, 3 & 4	Closed	Closed	Closed	Closed
80486DX4 1 & 2 1 & 2, 3 & 4 Open Open Open Open						
P24T	1 & 2	1 & 2, 3 & 4	Closed	Closed	Closed	Closed
Note: Pins designated should be in the closed position. The locations of R51 & R52 are unidentified.						

CPU SPEED CONFIGURATION				
Speed	JP30	JP37	JP38	JP40
25MHz	Closed	pins 2 & 3 closed	Open	Closed
33MHz	Open	Open	pins 2 & 3 closed	Closed
40MHz	Open	pins 2 & 3 closed	Open	Open
50iMHz	Closed	pins 2 & 3 closed	Open	Closed
50MHz	Open	Open	pins 2 & 3 closed	Open
66iMHz	Open	Open	pins 2 & 3 closed	Closed
75iMHz	Closed	pins 2 & 3 closed	Open	Closed
100iMHz	Open	Open	pins 2 & 3 closed	Closed

VESA WAIT STATE CONFIGURATION		
Wait states JP12		
0 wait states	pins 2 & 3 closed	
1 wait state	pins 1 & 2 closed	

BUS SPEED CONFIGURATION			
CPU speed JP2			
<= 33MHz	Open		
> 33MHz Closed			