VLSI VL82C425 (486 Cache Controller)
dateType
Chipset part
dateVendor ID
1004
dateDevice ID
Empty
actActions

Description:

VL82C425 486 Cache Controller

The VL82C425 Cache Controller provides a low-cost direct map, look-aside write-back cache option for use with the VL82C486 System Controller. It supports from 64 KB to 1 MB cache sizes. It can cache from the first 8 MB to the first 256 MB of on-board DRAM, depending on the cache size and tag option selected. the cache line size is 16 bytes (four double words).

one or two 32-bit wide banks of asynchronous cache SRAM may be used to hold the data. Increased read performance is obtained by using two banks which allow interleaved accesses during burst read cycles.

only one 8-bit or 9-bit (optional) tag SRAM is required to hold the upper memory address bits and the dirty bit. The number of tag SRAM locations required is equal to the size of the data cache (in bytes) divided by 16.

Features:

  • Single chip second-level cache controller optimized for use with the VL82C486 System Controller
  • Look-aside architecture allows cache to be board-level option
  • Write-back architecture for increased write performance
  • Direct Map with external TAGs
  • Up to 33Mhz operation
  • Supports single motherboard designs for the following cache sizes:
    • 64 KB (caches 8 or 16 MB DRAM)
    • 128 KB (caches 16 or 32 MB DRAM)
    • 256 KB (caches 32 or 64 MB DRAM)
    • 512 KB (caches 64 or 128 MB DRAM)
    • 1 MB (caches 128 or 256 MB DRAM)
  • Low total cache system cost:
    • Uses commodity SRAMs for Cache Tag and Cache Data
    • 25 ns data SRAMs; 20 ns tag SRAMs at 33 MHz
  • High Performance:
    • 2-1-1-1 Burst Mode read cycles with two banks of data SRAM
    • 2-2-2-2 Burst Mode read cycles with now bank of data SRAM
    • One wait state writes on cache-hits
    • Minimum cache-miss penalty
  • Flexibility:
    • Supports 8-bit or 9-bit TAG RAM (inclusive of DIRTY bit)
    • Supports one or two banks of SRAM
  • Maintains full coherency during DMA/Master Mode Cycles
    • The VL82C425 is transparent to software, acting as a front-end to system DRAM
  • Setup/sizing mode provides direct access to cache SRAMs
  • 128-lead metric quad flat pack (MQFP)
Last updated 2019-04-30T00:00:00Z
No chip specs
0 files available
drv No drivers available
doc 1 chip document available
Release date
File
Logs
Release date
File
Logs

Disclaimer

The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.