Preliminary W83777F/W83787F



POWER I/O

GENERAL DESCRIPTION

The W83777F/W83787F integrates a disk drive adapter, serial port (UART), parallel port, IDE bus interface, and game port decoder onto a single I/O chip. The W83777F/W83787F is an enhanced version of the W83767F Power I/O chip. The enhanced functions include one 2.88MB floppy disk controller (W83777F only), two 16550 compatible UARTs, and one parallel port with EPP mode, ECP mode, and joystick mode.

The disk drive adapter functions of the W83777F/W83787F include a floppy disk drive controller compatible with the industry standard 82077/765, data separator, write pre-compensation circuit, decode logic, data rate selection, clock generator, drive interface control logic, and interrupt and DMA logic. The wide range of functions integrated onto the W83777F/W83787F greatly reduces the number of components required for interfacing with floppy disk drives. The W83777F/W83787F supports four 360K, 720K, 1.2M, 1.44M, or 2.88M (W83777F only) disk drives and data transfer rates of 250KB/S, 300KB/S, 500KB/S, and 1MB/S (W83777F only).

There are two high-speed serial communication ports (UARTs) on the W83777F/W83787F. The UARTs include 16-byte send/receive FIFOs, a programmable baud rate generator, complete modem control capability, and a processor interrupt system.

The W83777F/W83787F supports three optional PC-compatible printer ports: 378h, 278h and 3BCh. Additional bi-directional I/O capability is available by hardware control or software programming. The parallel port also supports the Enhanced Parallel Port (EPP) and Extended Capabilities Port (ECP).

The W83777F/W83787F supports two embedded hard disk drive (AT bus) interfaces and a game port with decoded read/write output.

The W83777F/W83787F's Extension FDD Mode and Extension 2FDD Mode allow one or two external floppy disk drives to be connected to the computer through the printer interface pins in notebook computer applications.

The Extension Adapter Mode of the W83777F/W83787F allows pocket devices to be installed through the printer interface pins in notebook computer applications according to a protocol set by Winbond, but with upgraded performance.

The JOYSTICK mode allows a joystick to be connected to a parallel port with a signal switching cable.

The configuration register supports address selection, mode selection, function enable/disable, and power down function selection.



FEATURES

- · Compatible with IBM PC AT disk drive systems
- Variable write pre-compensation with track selectable capability
- · DMA enable logic
- Non-burst mode DMA option
- · Supports floppy disk drives and tape drives
- · Detects all overrun and underrun conditions
- · Data rate and drive control registers
- · Built-in address mark detection circuit to simplify the read electronics
- · IBM PC system address decoder
- Supports up to two embedded hard disk drives (IDE AT BUS)
- Single 24 MHz crystal input
- Two high-speed 16550 compatible UARTs with 16-byte send/receive FIFOs
- MIDI compatible
- Fully programmable serial-interface characteristics:
 - 5, 6, 7 or 8-bit characters
 - Even, odd or no parity bit generation/detection
 - 1, 1.5 or 2 stop bits generation
- Internal diagnostic capabilities:
 - Loop-back controls for communications link fault isolation
 - Break, parity, overrun, framing error simulation
- Programmable baud generator allows division of 1.8461 MHz by 1 to (2¹⁶ 1)
- Compatible with IBM parallel port
- · Supports parallel port with bi-directional lines
- Supports Enhanced Parallel Port (EPP)
 - Compatible with IEEE 1284 specification
- Supports Extended Capabilities Port (ECP)
 - Compatible with IEEE 1284 specification
- Extension FDD mode supports disk drive B through parallel port
- Extension Adapter Mode supports pocket devices through parallel port
- Extension 2FDD mode supports disk drives A and B through parallel port
- JOYSTICK mode supports joystick through parallel port
- Programmable configuration settings





- Immediate or automatic power-down mode for power management
- All hardware power-on settings have internal pull-up or pull-down resistors as default value
- FDD anti-virus functions with software write protect and FDD write enable signal, write data signal force inactive
- Packaged in 100-pin QFP

W83777F:


- Supports up to four 3.5-inch or 5.25-inch floppy disk drives
- Completely compatible with industry standard 82077
- 360K/720K/1.2M/1.44M/2.88M format
- 250K, 300K, 500K, 1M bps data transfer rate
- Supports vertical recording format
- 16-byte data FIFOs
- Pins and functions downward compatible with W83757F, W83757AF, W83767F, and W83787F

W83787F:

- Supports up to four 3.5-inch or 5.25-inch floppy disk drives
- Completely compatible with industry standard 765
- 360K/720K/1.2M/1.44M format
- 250K, 300K, 500K bps data transfer rate
- Pins and functions downward compatible with W83757F, W83757AF, and W83767F



PIN CONFIGURATION



1.0 PIN DESCRIPTION

Note I: Input pin, O: Output pin, I/O: Bi-directional pin, OD: Open Drain pin.

1.1 Host Interface

SYMBOL	PIN	1/0	FUNCTION
D0-D7	66-73	1/0	System data bus bits 0-7
A0-A9	51-55	I	System address bus bits 0-9
	57-61		
A10	75	ı	In ECP Mode, this pin is the A10 address input.
IOCHRDY	5	OD	In EPP Mode, this pin is the IO Channel Ready output to extend the host read/write cycle.
MR	6	Ī	Master Reset. Active high. MR is low during normal operations.

Host Interface, continued



SYMBOL	PIN	1/0	FUNCTION
AEN	62	1	System address bus enable
ĪOR	63	_	CPU I/O read signal
īow	64	ı	CPU I/O write signal
DRQ2	100	0	When DRQ2 = 1, a DMA request is being made by the FDC
DACK2	98	I	DMA Acknowledge. When this pin is active, a DMA cycle is underway and the controller is executing a DMA transfer.
TC	97	1	Terminal Count. When active, this pin indicates termination of a DMA transfer.
IRQ6	99	0	Interrupt request generated by FDC
IRQ4	37	0	Interrupt request generated by UART A or UART B when their addresses are COM1 or COM3.
			This interrupt request can be tri-stated by setting bit 3 of HCR low.
			This signal is at high impedance after each reset operation.
IRQ3	44	0	Interrupt request generated by UART A or UART B when their addresses are COM2 or COM4.
			Same as IRQ4
IRQ7	23	0	When IRQ7 = 1 and interrupt request is being made by the printer, this pin is pulled high internally.
			In EPP or ECP mode, IRQ7 is pulsed low, then released to allow sharing of interrupts.
PDRQX HPRTM1	4	I/O	In Extension Adapter mode this pin is a DMA Request generated by Extension Adapter. This request is output directly from XDRQ.
			In ECP mode, this pin is the parallel port DMA Request output.
			During power-on reset, this pin is pulled down internally and is defined as HPRTM1, which is used for selecting the mode of the parallel port (see Table 1-1).
PRTOE PDACKX	18	1	In printer mode, this pin is for data direction control. When it is set to low, the parallel port functions as an output port. When it is set to high, the direction of the data bus is controlled by Bit 5 (DIR) of the printer control register and Bit 7 (PRTBEN) of CR3. This pin is pulled up internally.
			In Extension Adapter mode, this pin is the DMA acknowledge for the Extension Adapter. When this pin is active, a DMA cycle is underway and the controller is executing a DMA transfer.
		 	In ECP mode, this pin is the parallel port DMA Acknowledge input.
XTAL1	7		XTAL oscillator input
XTAL2	8	0	XTAL oscillator output

1.2 Serial Port Interface

-				
	SYMBOL	PIN	1/0	FUNCTION



	1		
CTSA	34	ı	Clear To Send is the modem control input.
CTSB	47		The function of these pins can be tested by reading Bit 4 of the handshake status register.
DSRA	33		Data Set Ready. An active low indicates the modem or data set is
DSRB	48		ready to establish a communication link and transfer data to the UART.
DCDA	32	1	Data Carrier Detect. An active low indicates the modem or data set
DCDB	49		has detected a data carrier.
RIA	31	I	Ring Indicator. An active low indicates that a ring signal is being
RIB	50		received by the modem or data set.
SINA	30	1	Serial Input. Used to receive serial data from the communication link.
SINB	42		
SOUTA HURAS1	38	1/0	UART A Serial Output. Used to transmit serial data out to the communication link.
			During power-on reset, this pin is pulled up internally and is defined as HURAS1, which is used for selecting the I/O address of the UART A. (See Table 1-2.)
SOUTB HURBS1	43	I/O	UART B Serial Output. Used to transmit serial data out to the communication link.
			During power-on reset, this pin is pulled up internally and is defined as HURBS1, which is used for selecting the I/O address of UARTB. (See Table 1-2.)
DTRA HPRTASO	35	1/0	UART A Data Terminal Ready. An active low informs the modem or data set that the controller is ready to communicate.
			During power-on reset, this pin is pulled down internally and is defined as HPRTASO. It is used for selecting the address of the parallel port. (See Table 1-3.)
DTRB HURASO	46	1/0	UART B Data Terminal Ready. An active low informs the modem or data set that controller is ready to communicate.
			During power-on reset, this pin is pulled down internally and is defined as HURASO. It is used for setting the I/O address of UART A. (See Table 1-2.)
RTSA HPRTAS1	36	1/0	UART A Request To Send. An active low informs the modem or data set that the controller is ready to send data.
			During power-on reset, this pin is pulled up internally and is defined as HPRTAS1. It is used for setting the address of the parallel port. (See Table 1-3.)



Serial Port Interface, continued

SYMBOL	PIN	I/O	FUNCTION
RTSB	45	1/0	UART B Request To Send. An active low informs the modem or data set that the controller is ready to send data.
HURBS0			During power-on reset, this pin is pulled down internally and is defined as HURBS0. It is used for setting the I/O address of UART B. (See Table 1-2.)

1.3 Game Port/Power Down Interface

Bit 4 of CR3 (GMODS0) determines whether the game port is in Adapter mode or Portable mode (default is Adapter mode).

Game I/O port address is 201h.

SYMBOL	PIN	1/0	FUNCTION
GMRD	41	0	Adapter mode: Game port read control signal.
PFDCEN		0	Portable mode: When parallel port is selected as Extension FDD/Extension 2FDD mode, this pin will be active. The active state is
HEFERE		į	dependent on bit 7 of CRA (PFDCACT), and default is low active.
		ı	During power-on reset, this pin is pulled up internally and is defined as HEFERE for determining whether Extended Function Enable Register enable value is 88h or 89h. If the HEFERE= H (default) at power-on reset, then EFER enable value is 89h. If HEFERE = L at power-on reset, the enable value is 88h.
GMWR	39	0	Adapter mode: Game port write control signal.
PEXTEN		0	Portable mode: When a particular extended mode is selected for the
HPRTM0			parallel port, this pin will be active. The extended modes include Extension Adapter mode, EPP mode, ECP mode, and ECP/EPP mode, which are selected using bit 3 - bit 0 of CRA. The active state is dependent on bit 6 of CRA (PEXTACT); the default is low active.
		l	During power-on reset, this pin is pulled down internally and is defined as HPRTM0. It is used to determine the mode of the parallel port. (See Table 1-1.)
PDCIN	3	1	This input pin controls the chip power down. When this pin is active, the clock supply to the chip will be inhibited and the output pins will be tristated as defined in CR4 and CR6. The PDCIN is pulled down internally. Its active state is defined by bit 4 of CRA (PDCHACT). Default is high active.



1.4 Multi-Mode Parallel Port

The following pins have eight functions, which are controlled by bits PRTMOD0, PRTMOD1, and PRTMOD2 of CR0 and CR9 (refer to section 6.0, Extended Functions).

SYMBOL	PIN	1/0	FUNCTION
BUSY	24	1	PRINTER MODE: BUSY
			An active high input indicates that the printer is not ready to receive data. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD	EXTENSION FDD MODE: MOB2
			This pin is for Extension FDD B; the function of this pin is the same as that of the $\overline{\text{MOB}}$ pin.
			EXTENSION ADAPTER MODE: XIRQ
			This pin is an interrupt request generated by the Extension Adapter and is an active high input.
		OD	EXTENSION 2FDD MODE: MOB2
			This pin is for Extension FDD A and B; the function of this pin is the same as that of the $\overline{\text{MOB}}$ pin.
		_	JOYSTICK MODE: NC pin.
ACK	26	1	PRINTER MODE: ACK
			An active low input on this pin indicates that the printer has received data and is ready to accept more data. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD	EXTENSION FDD MODE: DSB2
			This pin is for the Extension FDD B; its functions are the same as those of the DSB pin.
		1	EXTENSION ADAPTER MODE: XDRQ
			DMA request generated by the Extension Adapter. An active high input.
		OD	EXTENSION 2FDD MODE: DSB2
			This pin is for Extension FDD A and B; this function of this pin is the same as that of the $\overline{\text{DSB}}$ pin.
		_	JOYSTICK MODE: NC pin.



SYMBOL	PIN	1/0	FUNCTION
PE	27	ı	PRINTER MODE: PE
			An active high input on this pin indicates that the printer has detected the end of the paper. This pin is pulled high internally.
			Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD	EXTENSION FDD MODE: WD2
			This pin is for Extension FDD B; its function is the same as that of the $\overline{\text{WD}}$ pin.
		0	EXTENSION ADAPTER MODE: XA0
			This pin is system address A0 for the Extension Adapter.
		OD	EXTENSION 2FDD MODE: WD2
			This pin is for Extension FDD A and B; this function of this pin is the same as that of the $\overline{\text{WD}}$ pin.
		_	JOYSTICK MODE: NC pin.
SLCT	28	ı	PRINTER MODE: SLCT
		OD	An active high input on this pin indicates that the printer is selected. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. EXTENSION FDD MODE: WE2
			This pin is for Extension FDD B; its functions are the same as those of the $\overline{\text{WE}}$ pin.
		0	EXTENSION ADAPTER MODE: XA1
			This pin is system address A1 for the Extension Adapter.
		OD	EXTENSION 2FDD MODE: WE2
			This pin is for Extension FDD A and B; this function of this pin is
			the same as that of the $\overline{\rm WE}$ pin.
		-	JOYSTICK MODE: NC pin.



SYMBOL	PIN	1/0	FUNCTION
ERR	29	ŀ	PRINTER MODE: ERR
			An active low input on this pin indicates that the printer has encountered an error condition. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD	EXTENSION FDD MODE: HEAD2
			This pin is for Extension FDD B; its function is the same as that of the HEAD pin.
		0	EXTENSION ADAPTER MODE: XA2
			This pin is system address A2 for the Extension Adapter.
		OD	EXTENSION 2FDD MODE: HEAD2
			This pin is for Extension FDD A and B; its function is the same as that of the HEAD pin.
		_	JOYSTICK MODE: NC pin.
SLIN	22	OD	PRINTER MODE: SLIN
			Output line for detection of printer selection. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD	EXTENSION FDD MODE: STEP2
			This pin is for Extension FDD B; its function is the same as that of the STEP pin.
		0	EXTENSION ADAPTER MODE: XTC
			This pin is the DMA terminal count for the Extension Adapter. The count is sent by TC directly.
		OD	EXTENSION 2FDD MODE: STEP2
			This pin is for Extension FDD A and B; its function is the same as that of the $\overline{\text{STEP}}$ pin .
		0	JOYSTICK MODE: VDD for joystick.



SYMBOL	PIN	1/0	FUNCTION
ĪNIT	21	OD	PRINTER MODE: INIT
			Output line for the printer initialization. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD	EXTENSION FDD MODE: DIR2
			This pin is for Extension FDD B; its function is the same as that of the $\overline{\text{DIR}}$ pin.
		0	EXTENSION ADAPTER MODE: XDACK
			This pin is the DMA acknowledge output for the Extension Adapter; the output is sent directly from PDACKX.
		OD	EXTENSION 2FDD MODE: DIR2
			This pin is for Extension FDD A and B; its function is the same as that of the $\overline{\text{DIR}}$ pin.
		0	JOYSTICK MODE: VDD for joystick.
AFD	20	OD	PRINTER MODE: AFD
			An active low output from this pin causes the printer to auto feed a line after a line is printed. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD	EXTENSION FDD MODE: RWC2
			This pin is for Extension FDD B; its function is the same as that of the RWC pin.
:		0	EXTENSION ADAPTER MODE: XRD
			This pin is the I/O read command for the Extension Adapter.
			When the Extension Adapter base address is written to the Extension Adapter address register, \overline{XRD} and \overline{XWR} go low simultaneously so that the command register on the Extension Adapter can latch the same base address.
		OD	EXTENSION 2FDD MODE: RWC2
			This pin is for Extension FDD A and B; its function is the same as that of the RWC pin.
		0	JOYSTICK MODE: VDD for joystick.



SYMBOL	PIN	1/0	FUNCTION
STB	19	OD	PRINTER MODE: STB
			An active low output is used to latch the parallel data into the printer. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		-	EXTENSION FDD MODE:
			This pin is a tri-state output.
		0	EXTENSION ADAPTER MODE: XWR
			This pin is the I/O write command for the Extension Adapter.
			When the Extension Adapter base address is written to the Extension Adapter address register, \overline{XRD} and \overline{XWR} go low simultaneously so that the command register on the Extension Adapter can latch the same base address.
		-	EXTENSION 2FDD MODE: This pin is a tri-state output.
		0	JOYSTICK MODE: VDD for joystick.
PD0	9	I/O	PRINTER MODE: PD0
			Parallel port data bus bit 0. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		1	EXTENSION FDD MODE: INDEX2
			This pin is for Extension FDD B; the function of this pin is the same as that of the INDEX pin. This pin is pulled high internally.
		1/0	EXTENSION ADAPTER MODE: XD0
			This pin is system data bus D0 for the Extension Adapter.
		1	EXTENSION 2FDD MODE: INDEX2
			This pin is for Extension FDD A and B; this function of this pin is the same as INDEX pin. This pin is pulled high internally.
		1/0	JOYSTICK MODE: JP0
			This pin is the paddle 0 input for joystick.



SYMBOL	PIN	1/0	FUNCTION
PD1	10	I/O	PRINTER MODE: PD1
			Parallel port data bus bit 1. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		I	EXTENSION FDD MODE: TRAK02
			This pin is for Extension FDD B; the function of this pin is the same as that of the TRAKO pin. This pin is pulled high internally.
		1/0	EXTENSION ADAPTER MODE: XD1
			This pin is system data bus D1 for the Extension Adapter.
			EXTENSION. 2FDD MODE: TRAK02
			This pin is for Extension FDD A and B; this function of this pin is the same as TRAKO pin. This pin is pulled high internally.
		1/0	JOYSTICK MODE: JP1
	<u> </u>		This pin is the paddle 1 input for joystick.
PD2	11	1/0	PRINTER MODE: PD2
			Parallel port data bus bit 2. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		1	EXTENSION FDD MODE: WP2
			This pin is for Extension FDD B; the function of this pin is the same as that of the $\overline{\text{WP}}$ pin. This pin is pulled high internally.
		1/0	EXTENSION ADAPTER MODE: XD2
			This pin is system data bus D2 for the Extension Adapter.
		1	EXTENSION. 2FDD MODE: WP2
			This pin is for Extension FDD A and B; this function of this pin is the same as that of the \overline{WP} pin. This pin is pulled high internally.
		-	JOYSTICK MODE: NC pin



SYMBOL	PIN	1/0	FUNCTION
PD3	12	1/0	PRINTER MODE: PD3
			Parallel port data bus bit 3. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		1	EXTENSION FDD MODE: RDATA2
			Motor on B for Extension FDD B; the function of this pin is the same as that of the RDATA pin. This pin is pulled high internally.
		l 1/0	EXTENSION ADAPTER MODE: XD3
		1/0	This pin is system data bus D3 for the Extension Adapter.
		١.,	EXTENSION 2FDD MODE: RDATA2
		'	This pin is for Extension FDD A and B; this function of this pin is the same as that of the RDATA pin. This pin is pulled high internally. JOYSTICK MODE: NC pin
PD4	13	1/0	PRINTER MODE: PD4
FD4	13	1/0	Parallel port data bus bit 4. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
			EXTENSION FDD MODE: DSKCHG2
			Drive select B for Extension FDD B; the function of this pin is the
			same as that of DSKCHG pin. This pin is pulled high internally.
		1/0	EXTENSION ADAPTER MODE: XD4
			This pin is system data bus D4 for the Extension Adapter.
		1	EXTENSION 2FDD MODE: DSKCHG2
			This pin is for Extension FDD A and B; this function of this pin is the same as that of the DSKCHG pin. This pin is pulled high internally.
		1	JOYSTICK MODE: JB0
			This pin is the button 0 input for the joystick.
PD5	14	1/0	PRINTER MODE: PD5
			Parallel port data bus bit 5. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		-	EXTENSION FDD MODE:
			This pin is a tri-state output.
		1/0	EXTENSION ADAPTER MODE: XD5
			This pin is system data bus D5 for the Extension Adapter
		-	EXTENSION 2FDD MODE: This pin is a tri-state output.
			JOYSTICK MODE: JB1
			This pin is the button 1 input for the joystick.



SYMBOL	PIN	1/0	FUNCTION
PD6	16	I/O	PRINTER MODE: PD6
			Parallel port data bus bit 6. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		_	EXTENSION FDD MODE:
			This pin is a tri-state output.
		I/O	EXTENSION ADAPTER MODE: XD6
		OD	This pin is system data bus D6 for the Extension Adapter EXTENSION. 2FDD MODE: MOA2
			This pin is for Extension FDD A; its function is the same as that of the $\overline{\text{MOA}}$ pin.
		-	JOYSTICK MODE: NC pin
PD7	17	1/0	PRINTER MODE: PD7
			Parallel port data bus bit 7. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		-	EXTENSION FDD MODE:
i			This pin is a tri-state output.
		1/0	EXTENSION ADAPTER MODE: XD7
			This pin is system data bus D7 for the Extension Adapter.
		OD	EXTENSION 2FDD MODE: DSA2
i			This pin is for Extension FDD A; its function is the same as that of the DSA pin.
		-	JOYSTICK MODE: NC pin

1.5 IDE and FDC Interface

SYMBOL	PIN	I/O	FUNCTION	
IOCS16	93	I	16-bit I/O indication from IDE interface	
IDED7	96	I/O	IDE data bus bit 7	
RESIDE	1	0	Reset signal for IDE, active low to initialize the IDE	

Publication Release Date: April 1995

Revision A2



IDE and FDC Interface, continued

SYMBOL	PIN	I/O	FUNCTION				
DBENL ABCHG	91	I/O	During normal operations, DBENL is used to enable the low byte buffer of the IDE bus. When DBENL is active, it accesses I/O addresses 1F0H - 1F7H (170H-177H) and 3F6-3F7H (376H-377H).				
			During power-on reset, this pin is pulled down internally and is used to exchange the drive assignments of floppy drives A and B.				
			When set to high, the MOA and MOB, DSA and DSB will be exchanged internally on the chip, so that floppy drive A and floppy drive B are exchanged.				
			When set to low, floppy drives A and B are in normal condition (default).				
DBENH FADSEL	92	I/O	During normal operations, DBENH is used to enable the high byte buffer of the IDE bus. DBENH is active only when /IOCS16 is active. When active, DBENH selects I/O port address range 1F0-1F7H (170H-177H).				
			During power-on reset, the pin is FADSEL and is pulled up interr for FDC address select.				
			When set to high, it selects I/O port address range 3F0H-3F7H. (default)				
			When set to low, it selects I/O port address range 370H-377H.				
PDBDIR FDCEN	2	I/O	During normal operation, this pin (PDBDIR) is an output that indicates the direction of the parallel port data bus. If bit 5 of CRA (PDIRHISOP) is low, then PDBDIR = 0 means output/write, PDBDIR = 1 means input/read (default). During power-on reset, this pin (FDCEN) is pulled down internally and is used to enable the FDC.				
			When set to low, it enables the FDC port (default).				
			When set to high, it disables the FDC port.				
CS1 HADSEL	95	I/O	During normal operations this pin is used to select the IDE controller. CS1 decodes the HDC addresses 3F6H and 3F7H (376H, 377H).				
			During power-on reset this pin selects the HDC address and is pulled up internally.				
			When set to high, it selects I/O port address range 1F0H-1F7H (3F6H-3F7H) (default).				
			When set to low, it selects I/O port address ranges 376H-377H and 170H-177H.				



IDE and FDC Interface, continued

SYMBOL	PIN	1/0	FUNCTION			
CS0 IDEEN	94	1/0	During normal operation this pin is used to select the IDE controller. CS0 decodes HDC addresses 1F0H-1F7H (170H-177H).			
			During power-on reset this pin is pulled down internally and used to enable or disable the IDE.			
			When it is set to high, IDE is disabled.			
			When it is set low, IDE is enabled (default).			
WE	85	OD	Write enable. An open drain output.			
DIR	89	OD	Direction of the head step motor. An open drain output.			
			Logic 1 = outward motion			
			Logic 0 = inward motion			
HEAD	88	OD	Head select. This open drain output determines which disk drive head is active.			
		i	Logic 1 = side 0			
			Logic 0 = side 1			
RWC	87	OD	Reduced write current. This signal can be used on two-speed disk drives to select the transfer rate. An open drain output.			
			Logic 0 = 250KB/s			
			Logic 1 = 500KB/s			
			When bit 5 of CR9 (EN3MODE) is set to high, the three-mode FDD function is enabled, and the pin will have a different definition. Refer to the EN3MODE bit in CR9.			
WD	86	OD	Write data. This logic low open drain writes precompensation serial data to the selected FDD. An open drain output.			
STEP	82	OD	Step output pulses. This active low open drain output produces a pulse to move the head to another track.			
INDEX	81	l	This schmitt input from the disk drive is active low when the head positioned over the beginning of a track marked by an index hole. This input pin is pulled up internally by an approximately 1K ohm resistor. The resistor can be disabled by bit 4 of CR6 (FIPURDW)			
TRAK0	78	I	Track 0. This schmitt input from the disk drive is active low when the head is positioned over the outermost track. This input pin is pulled up internally by an approximately 1K ohm resistor. The resistor can be disabled by bit 4 of CR6 (FIPURDWN).			
WP	77	I	Write protected. This active low schmitt input from the disk drive indicates that the diskette is write-protected. This input pin is pulled up internally by an approximately 1K ohm resistor. The resistor can be disabled by bit 4 of CR6 (FIPURDWN).			



IDE and FDC Interface, continued

SYMBOL	PIN	1/0	FUNCTION
RDATA	74	1	The read data input signal from the FDD. This input pin is pulled up internally by an approximately 1K ohm resistor. The resistor can be disabled by bit 4 of CR6 (FIPURDWN).
DSKCHG	76	ı	Diskette change. This signal is active low at power on and whenever the diskette is removed. This input pin is pulled up internally by an approximately 1K ohm resistor. The resistor can be disabled by bit 4 of CR6 (FIPURDWN).
MOA	79	OD	Motor A On. When set to 0, this pin enables disk drive 0. This is an open drain output.
МОВ	80	OD	Motor B On. When set to 0, this pin enables disk drive 1. This is an open drain output.
DSA	83	OD	Drive Select A. When set to 0, this pin enables disk drive A. This is an open drain output.
DSB	84	OD	Drive Select B. When set to 0, this pin enables disk drive B. This is an open drain output.
VDD	15, 56		+5 power supply for the digital circuitry
GND	25, 40 65, 90		Ground

Table 1-1:

PARALLEL PORT FUNCTION MODE POWER-ON SETTING									
PDRQX HPRTM1	i i Misisti i								
L	L L Printer Mode (Default)								
L	L H ECP/EPP								
н	H L EPP								
Н	Н	EXT2FDD							

Table 1-2:

	UA	RT A	UART B			
SOUTA HURAS1	DTRB HURAS0		SOUTB HURBS	RTSB HURBS0		
L	L	COM4 (2E8)	L	L	COM3 (3E8)	
L	Н	COM3 (3E8)	L	Н	COM4 (2E8)	
н	L	COM1 (3F8) (Default)	Н	L	COM2 (2F8) (Default)	
н	Н	Disabled	Н	Н	Disabled	



Table 1-3

PARALLEL PORT									
RTSA HPRTS1									
L	L	LPT3 (3BC)							
L	Н	LPT2 (278)							
Н	L	LPT1 (378) (Default)							
Н	H H Disabled								

Note: When the parallel port is disabled, the eight function modes (W83757 mode, EXTFDD mode, EXTADP mode, EXT2FDD mode, JOYSTICK mode, EPP mode, ECP mode, and ECP/EPP mode) are all inhibited.

2.0 FDC FUNCTIONAL DESCRIPTION

2.1 W83777F FDC

The floppy disk controller of the W83777F integrates all of the logic required for floppy disk control. The FDC implements a PC/AT or PS/2 solution. All programmable options default to compatible values. The FIFO provides better system performance in multi-master systems. The digital data separator supports up to 1 M bits/sec data rate.

The FDC includes the following blocks: AT interface, Precompensation, Data Rate Selection, Digital Data Separator, FIFO, and FDC Core.

2.1.1 AT interface

The interface consists of the standard asynchronous signals: /RD, /WR, A0-A3, IRQ, DMA control, and a data bus. The address lines select between the configuration registers, the FIFO and control/status registers. This interface can be switched between PC/AT, Model 30, or PS/2 normal modes. The PS/2 register sets are a superset of the registers found in a PC/AT.

2.1.2 FIFO (Data)

The FIFO is 16 bytes in size and has programmable threshold values. All command parameter information and disk data transfers go through the FIFO. Data transfers are governed by the RQM and DIO bits in the Main Status Register.

The FIFO defaults to disabled mode after any form of reset. This maintains PC/AT hardware compatibility. The default values can be changed through the CONFIGURE command. The advantage of the FIFO is that it allows the system a larger DMA latency without causing disk errors. The following tables give several examples of the delays with a FIFO. The data are based upon the following formula:

THRESHOLD # \times (1/DATA/RATE) *8 - 1.5 μ S = DELAY

FIFO THRESHOLD	MAXIMUM DELAY TO SERVICING AT 500K BPS				
	Data Rate				
1 Byte	1 X 16 μS - 1.5 μS = 14.5 μS				



Delay, continued

FIFO THRESHOLD	MAXIMUM DELAY TO SERVICING AT 500K BPS
2 Byte	2 Χ 16 μS - 1.5 μS = 30.5 μS
8 Byte	8 X 16 μS - 1.5 μS = 6.5 μS
15 Byte	15 X 16 μS - 1.5 μS = 238.5 μS
FIFO THRESHOLD	MAXIMUM DELAY TO SERVICING AT 1 M BPS
	Data Rate
1 Byte	1 X 8 μS - 1.5 μS = 6.5 μS
2 Byte	2 X 8 μS - 1.5 μS = 14.5 μS
8 Byte	8 X 8 μS - 1.5 μS = 62.5 μS
15 Byte	15 X 8 μ S - 1.5 μ S = 118.5 μ S

At the start of a command the FIFO is always disabled and command parameters must be sent based upon the RQM and DIO bit settings in the main status register. When the FDC enters the command execution phase, it clears the FIFO of any data to ensure that invalid data are not transferred.

An overrun and underrun will terminate the current command and the data transfer. Disk writes will complete the current sector by generating a 00 pattern and valid CRC. Reads require the host to remove the remaining data so that the result phase may be entered.

DMA transfers are enabled with the SPECIFY command and are initiated by the FDC by activating the DRQ pin during a data transfer command. The FIFO is enabled directly by asserting DACK and addresses need not be valid.

Note that if the DMA controller is programmed to function in verify mode a pseudo read is performed by the FDC based only on DACK. This mode is only available when the FDC has been configured into byte mode (FIFO disabled) and is programmed to do a read. With the FIFO enabled the above operation is performed by using the new VERIFY command. No DMA operation is needed.; @

2.1.3 Data Separator

The function of the data separator is to lock onto the incoming serial read data. When a lock is achieved the serial front end logic of the chip is provided with a clock which is synchronized to the read data. The synchronized clock, called the Data Window, is used to internally sample the serial data portion of the bit cell, and the alternate state samples the clock portion. Serial to parallel conversion logic separates the read data into clock and data bytes.

The Digital Data Separator (DDS) has three parts: control logic, error adjustment, and speed tracking. The DDS circuit cycles once every 12 clock cycles ideally. Any data pulse input will be synchronized and then adjusted by immediate error adjustment. The control logic will generate RDD and RWD for every pulse input. During any cycle where no data pulse is present, the DDS cycles are based on speed. A digital integrator is used to keep track of the speed changes in the input data stream.

2.1.4 Write Precompensation

The write precompensation logic is used to minimize bit shifts in the RDDATA stream from the disk drive. Shifting of bits is a known phenomenon in magnetic media and is dependent on the disk media and the floppy drive.



The FDC monitors the bit stream that is being sent to the drive. The data patterns that require precompensation are well known. Depending upon the pattern, the bit is shifted either early or late relative to the surrounding bits.

2.1.5 Perpendicular Recording Mode

The FDC is also capable of interfacing directly to perpendicular recording floppy drives. Perpendicular recording differs from the traditional longitudinal method in that the magnetic bits are oriented vertically. This scheme packs more data bits into the same area.

FDCs with perpendicular recording drives can read standard 3.5" floppy disks and can read and write perpendicular media. Some manufacturers offer drives that can read and write standard and perpendicular media in a perpendicular media drive.

A single command puts the FDC into perpendicular mode. All other commands operate as they normally do. The perpendicular mode requires a 1 Mbps data rate for the FDC. At this data rate the FIFO eases the host interface bottleneck due to the speed of data transfer to or from the disk.

2.1.6 FDC Core

The W83777F FDC is capable of performing twenty commands. Each command is initiated by a multi-byte transfer from the microprocessor. The result can also be a multi-byte transfer back to the microprocessor. Each command consists of three phases: command, execution, and result.

Command

The microprocessor issues all required information to the controller to perform a specific operation.

Execution

The controller performs the specified operation.

Result

DTL:

After the operation is completed, status information and other housekeeping information is provided to the microprocessor.

2.1.7 FDC Commands

Command Symbol Descriptions:

C: Cylinder number 0 - 256

D: Data Pattern

DIR: Step Direction

DIR = 0, step out DIR = 1, step in

DS0: Disk Drive Select 0

DS1: Disk Drive Select 1

Data Length

EC: Enable Count
EOT: End of Track
EFIFO: Enable FIFO

EIS: Enable Implied Seek

W83777F/W83787F



EOT: End of track

FIFOTHR: FIFO Threshold

GAP: Gap length selection

GPL: Gap Length
H: Head number

HDS: Head number select

HLT: Head Load Time
HUT: Head Unload Time

LOCK: Lock EFIFO, FIFOTHR, PTRTRK bits prevent affected by software reset

MFM: MFM or FM Mode

MT: Multitrack

N: The number of data bytes written in a sector

NCN: New Cylinder Number

ND: Non-DMA Mode

OW: Overwritten

PCN: Present Cylinder Number

POLL: Polling Disable

PRETRK: Precompensation Start Track Number

R: Record

RCN: Relative Cylinder Number

R/W: Read/Write

SC: Sector/per cylinder

SK: Skip deleted data address mark

SRT: Step Rate Time
ST0: Status Register 0
ST1: Status Register 1
ST2: Status Register 2

ST3: Status Register 3

WG: Write gate alters timing of WE

(1) Read Data

PHASE	R/W	D7	D6	D5	D4	D3)2 I	01 D	0	REMARKS
Command	W	MT	MFM	SK	0	0	1	1	0		Command codes
	W	0	0	0	0	O HD	s	DS1	DS0		



Read data, continued

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
	W	C	Sector ID information prior
	W		to command execution
	W	R	
	W	N	
	W	EOT	
	W	GPL	
	W	DTL	
Execution			Data transfer between the FDD and system
Result	R	ST0	Status information after
	R	ST1	command execution
	R	ST2	
	R	C	Sector ID information after
	R	H	command execution
	R	R	
	R	N	

(2) Read Deleted Data

PHASE	R/W	D 7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	MT	MFM	SK	0	1	1	0	0	Command codes
	w	0	0	0	0	0	HDS	DS1	DS0	
	W				()	·			Sector ID information prior
	w					 				to command execution
	W				F					
	W				1					
	W				EC)T				
	W				GF	PL				
	W				D7	ΓL				
Execution								-		Data transfer between the FDD and system



Read deleted data, continued

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Result	R	ST0	Status information after
	R	ST1	command execution
	R	ST2	
	R	C	Sector ID information after
	R	H	command execution
	R	R	
	R	N	

(3) Read A Track

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	MFM	0	0	0	0	1	0	Command codes
	w	0	0	0	0	0	HDS	DS1	DS0	
	w				C					Sector ID information prior
	w				H					to command execution
	w				R					
	w				N					
	w				EO	T				
	w				GPI	L				
	w				DTI					
Execution										Data transfer between the FDD and system; FDD reads contents of all cylinders from index hole to EOT
Result	R				ST)				Status information after
	R				ST	1				command execution
	R				ST2	2				
	R				C					Sector ID information after
	R				H					command execution
	R				R					
	R				N					



(4) Read ID

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	MFM	0	0	1	0	1	0	Command codes
	w	0	0	0	0	0	HDS	DS1	DS0	
Execution										The first correct ID information on the cylinder is stored in Data Register
Result	R	-			ST	0				Status information after
	R	-			ST	1				command execution
	R	_			ST	2				
	R	_			C)				Disk status after the
	R	-			 	1		~		command has been
	R	_			F	₹				completed
	R	_			N	1				

(5) Verify

PHASE	R/W	D 7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	MT	MFM	SK	1	0	1	1	0	Command codes
	w	EC	0	0	0	0	HDS	DS1	DS0	
	W				C)				Sector ID information prior
	W				 	1				to command execution
	W				F	₹				
	W				N					
	W				EC)T				
	W				GF	PL				
					- DT	L/SC				
Execution										No data transfer takes place
Result	R				ST	0				Status information after
	R				ST	⁻ 1				command execution
	R				ST	2				
	R	<u>-</u> .			(>				Sector ID information after
	R					┨				command execution
	R				F	₹				
	R				· N	1				

(6) Version

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0	1	0	0	0	0	Command code
Result	R	1	0	0	1	0	0	0	0	Enhanced controller

(7) Write Data

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	MT	MFM	0	0	0	1	0	1	Command codes
	W	0	0	0	0	0	HDS	DS1	DS0	
	w				C					Sector ID information prior
	w				H					to Command execution
	w				R					
	w				N					
	w				- EO	Γ				
	w				- GPI	L			••-	
	w				DTI					
Execution										Data transfer between the FDD and system
Result	R				ST)				Status information after
	R				ST					Command execution
	R				ST2	2				
	R				C					Sector ID information after
	R				H					Command execution
	R				R					
	R				N					

(8) Write Deleted Data

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	w	МТ	MF	M 0	0	1	0	0	1	Command codes
	w	0	0	0	0	0	HDS	DS1	DS0	
	w				C	Sector ID information prior				
	w				H				•••	to command execution
	w				P					
	w				N					



Write deleted data, continued

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
	W	EOT	
	w	GPL	
	W	DTL	
Execution			Data transfer between the FDD and system
Result	R	ST0	Status information after
	R	ST1	command execution
	R	ST2	
	R	C	Sector ID information after
	R	H	command execution
	R	R	
	R	N	

(9) Format A Track

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	MFM	0	0	1	1	0	1	Command codes
	W	0	0	0	0	0	HDS	DS1	DS0	
	W				N					Bytes/Sector
	W				SC	C				Sectors/Cylinder
	W				G	PL				Gap 3
	W				D)				Filler Byte
Execution	W				C	;				Input Sector Parameters
for Each Sector	W				 -					
Repeat:	W				F	}				
	w				N	1				
Result	R				ST	0				Status information after
	R				ST	1				command execution
	R				ST	2				
	R			(Jndef	fined				
	R			(Jndet	fined				
	R			(Jndet	fined				
	R				Jndet	fined				

(10) Recalibrate



PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0	0	0	1	1	1	Command codes
	w	0	0	0	0	0	0	DS1	DS0	
Execution									, ,	Head retracted to Track 0 Interrupt

(11) Sense Interrupt Status

PHASE	R/W	D7	76	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0	0	1	0	0	0	Command code
Result	R				ST0					Status information at the
	R				PCN					end of each seek peration

(12) Specify

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0	0	0	0	1	1	Command codes
	w		SR	T			HU	Τ		
	W		H	ILT					I ND	

(13) Seek

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	w	0	0	0	0	1	1	1	1	Command codes
	w	0	0	0	0	0	HDS	DS1	DS0	
	w				- NC	N				
Execution	R		•							Head positioned over proper cylinder on diskette

(14) Configure

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0	1	0	0	1	1	Configure information
	W	0	0	0	0	0	0	0	0	
	w	0 E	EIS E	FIFO	POLL	.	- FIFC	THR	·I	
	w				PRET	RK				
Execution										Internal registers written

(15) Relative Seek



PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	1	DIR	0	0	1	1	1	1	Command codes
	w	0	0	0	0	0	HDS	DS1	DS0	
	w				RCN					

(16) Dumpreg

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0	0	1	1	1	0	Registers placed in FIFO
Result	R				- PCN	I-Drive	€ 0			
	R				- PCN	I-Driv€	e 1			
	R				- PCN	I-Drive	e 2			
	R				- PCN	√l-Drive	e 3			
	R		SRT				· }	TUH		
	R		Hl	_T					ND	
	R				- SC	/EOT				
	R	LOC	CK 0	DЗ	D2	D1	D0	GAP	WG	
	R	0 E	IS EF	IFO P	OLL		FIFO	THR -		
	R				-PRE	TRK -				

(17) Perpendicular Mode

PHASE	R/W	D 7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0	1	0	0	1	0	Command Code
	W	ow	0	D3	D2	D1	D0	GAP	WG	

(18) Lock

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	LOCK	0	0	1	0	1	0	0	Command Code
Result	R	0	0	0	LOCK	0	0	0	0	

(19) Sense Drive Status

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0	0	0	1	0	0	Command Code
	W	0	0	0	0	0	HDS	DS1	DS0	
Result	R				ST3					Status information about disk drive



(20) Invalid

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W			Inv	/alid (Codes				Invalid codes (no operation - FDC goes into standby state)
Result	R				S	T0				ST0 = 80H

2.2 W83787F FDC

The W83787F FDC is capable of performing sixteen commands. Commands are identical to those of the W83777F are listed as follows:

- * READ DATA
- * READ DELETED DATA
- * READ A TRACK
- * READ ID
- * WRITE DATA
- * WRITE DELETED DATA
- * FORMAT A TRACK
- * RECALIBRATE
- * SENSE INTERRUPT STATUS
- * SPECIFY
- * SEEK
- * SENSE DRIVE STATUS
- * INVALID

The W83787F also has three commands that are different from those of the W83777F. These commands are listed below.

(1) Scan Equal

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	MT	MFM	SK	1	0	0	0	1	Command codes
	w	0	0	0	0	0	HDS	DS1	DS0	
	w				C					Sector ID information prior
	w				H					to command execution
	w				R					
	w				N					



Scan equal, continued

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
	W	EOT	
	W	GPL	
	W	DTL	
Execution			Data compare between the FDD and system
Result	R	ST0	Status information after
	R	ST1	command execution
	R	ST2	
	R	C	Sector ID information after
	R	H	command execution
	R	R	
	R	N	

(2) Scan Low or Equal

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS			
Command	W	MT	MFM	l Sk	(1	1	0	0	1	Command codes			
	w	0	0	0	0	0	HDS	DS1	DS0				
	W				C	Sector ID information prior							
	W				H					to command execution			
	w	R											
	W				N								
	w				EO	T							
	w				GP	'L							
	W				DT	L							
Execution										Data compare between the FDD and system			
Result	It R ST0							Status information after					
	R				ST	1				command execution			
	R				ST	2							
	R				C)				Sector ID information after			
	R				 -	 				command execution			
	R				F	}							
	R				N	!							

(3) Scan High or Equal



PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS			
Comman d	W	МТ	MFM	SK	1	1	1	0	1	Command codes			
	w	0	0	0	0	0	HDS	DS1	DS0				
	w				C					Sector ID information prior			
	w				H					to command execution			
	w				R								
	w				N								
	w				- EO	Γ							
	w				- GPI	-							
	w				- DTL								
Execution										Data compare between the FDD and system			
Result	R				- STO)				Status information after			
	R				- ST1					command execution			
	R				- ST2	2							
	R				C					Sector ID information after			
	R				H					command execution			
	R				R								
	R				N								

2.3 Register Descriptions


There are status, data, and control registers in the W83777F/W83787F. The addresses of these registers are defined below:

ADD	RESS	REGISTER					
PRIMARY	SECONDARY	READ	WRITE				
3F0	370	SA REGISTER					
3F1	371	SB REGISTER					
3F2	372		DO REGISTER				
3F3	373	TD REGISTER	TD REGISTER				
3F4	374	MS REGISTER	DR REGISTER				
3F5	375	DT (FIFO) REGISTER	DT (FIFO) REGISTER				
3F7	377	DI REGISTER	CC REGISTER				

2.3.1 Status Register A (SA Register) (Write 3F0H/370H) (W83777F Only)



This register is used to monitor several disk interface pins in PS/2 and Model 30 modes. In PS/2 mode, the bit definitions for this register are as follows:



Notes:

INIT PENDING (Bit 7):

This bit indicates the value of the floppy disk interrupt output.

DRV2 (Bit 6):

0 A second drive has been installed

1 A second drive has not been installed

STEP (Bit 5):

This bit indicates the complement of STEP output.

TRAKO (Bit 4):

This bit indicates the value of TRAKO input.

HEAD (Bit 3):

This bit indicates the complement of HEAD output.

0 side 0

1 side 1

INDEX (Bit 2):

This bit indicates the value of INDEX output.

WP (Bit 1):

0 disk is write-protected

1 disk is not write-protected


DIR (Bit 0)

This bit indicates the direction of head movement.



- 0 outward direction
- 1 inward direction

In PS/2 Model 30 mode, the bit definitions for this register are as follows:



Notes:

INIT PENDING (Bit 7):

This bit indicates the value of the floppy disk interrupt output.

DRQ (Bit 6):

This bit indicates the value of DRQ output pin.

STEP F/F (Bit 5):

This bit indicates the complement of latched STEP output.

TRAKO (Bit 4):

This bit indicates the complement of TRAKO input.

HEAD (Bit 3):

This bit indicates the value of HEAD output.

0 side 1

1 side 0

INDEX (Bit 2):

This bit indicates the complement of INDEX output.

WP (Bit 1):

0 disk is not write-protected

1 disk is write-protected

DIR (Bit 0)




This bit indicates the direction of head movement.

- 0 inward direction
- 1 outward direction

2.3.2 Status Register B (SB Register) (Read 3F2H/372H) (W83777F Only)

This register is used to monitor several disk interface pins in PS/2 and Model 30 modes. In PS/2 mode, the bit definitions for this register are as follows:



Notes:

Drive SEL0 (Bit 5):

This bit indicates the status of DO REGISTER bit 0 (drive select bit 0).

WDATA Toggle (Bit 4):

This bit changes state at every rising edge of the WD output pin.

RDATA Toggle (Bit 3):

This bit changes state at every rising edge of the RDATA output pin.

WE (Bit 2):

This bit indicates the complement of the \overline{WE} output pin.

MOT EN B (Bit 1)


This bit indicates the complement of the MOB output pin.

MOT EN A (Bit 0)

This bit indicates the complement of the MOA output pin.

In PS/2 Model 30 mode, the bit definitions for this register are as follows:





Notes:

DRV2 (Bit 7):

- 0 A second drive has been installed
- 1 A second drive has not been installed

DSB (Bit 6):

This bit indicates the status of DSB output pin.

DSA (Bit 5):

This bit indicates the status of DSA output pin.

WD F/F(Bit 4):

This bit indicates the complement of the latched \overline{WD} output pin at every rising edge of the \overline{WD} output pin.

RDATA F/F(Bit 3):

This bit indicates the complement of the latched RDATA output pin.

WE F/F (Bit 2):

This bit indicates the complement of latched $\overline{\text{WE}}$ output pin.

DSD (Bit 1):

- 0 Drive D has been selected
- 1 Drive D has not been selected


DSC (Bit 0):

- 0 Drive C has been selected
- 1 Drive C has not been selected

2.3.3 Digital Output Register (DO Register) (Write 3F2H/372H) (W83777F/W83787F)




The Digital Output Register is a write-only register controlling drive motors, drive selection, DRQ/IRQ enable, and FDC resetting. All the bits in this register are cleared by the MR pin. The bit definitions are as follows:




2.3.4 Tape Drive Register (TD Register) (Read 3F3H/373H)

This register is used to assign a particular drive number to the tape drive support mode of the data separator. This register also holds the media ID, drive type, and floppy boot drive information of the floppy disk drive. In normal floppy mode, this register includes only bit 0 and 1. The bit definitions are as follows (W83777F only):



If three mode FDD function is enabled (EN3MODE =1 in CR9), the bit definitions are as follows (W83777F/W83787F):



Media ID1 Media ID0 (Bit 7, 6):

These two bits are read only. These two bits reflect the value of CR9 bit 3, 2.

Publication Release Date: April 1995 Revision A2



Drive type ID1 Drive type ID0 (Bit 5, 4):

These two bits reflect two of the bits of CR7. Which two bits are reflected depends on the last drive selected in the DO REGISTER.

Floppy Boot drive 1, 0 (Bit 3, 2):

These two bits reflect the value of CR9 bit 1, 0.


Tape Sel 1, Tape Sel 0 (Bit 1, 0):

These two bits assign a logical drive number to the tape drive. Drive 0 is not available as a tape drive and is reserved as the floppy disk boot drive.

TAPE SEL 1	TAPE SEL 0	DRIVE SELECTED
0	0	None
0	1	1
1	0	2
1	1	3

2.3.5 Main Status Register (MS Register) (Read 3F4H/374H) (W83777F/W83787F)


The Main Status Register is used to control the flow of data between the microprocessor and the controller. The bit definitions for this register are as follows:





2.3.6 Data Rate Register (DR Register) (Write 3F4H/374H) (W83777F Only)

The Data Rate Register is used to set the transfer rate and write precompensation. The data rate of the FDC is programmed by the CC REGISTER for PC-AT and PS/2 Model 30 and PS/2 mode, and not by the DR REGISTER. The real data rate is determined by the most recent write to either of the DR REGISTER or CC REGISTER.



S/W RESET (Bit 7):

This bit is the software reset bit.

POWER-DOWN (Bit 6):

- 0 FDC in normal mode
- 1 FDC in power-down mode

PRECOMP2 PRECOMP1 PRECOMP0 (Bit 4, 3, 2):

These three bits select the value of write precompensation. The following tables show the precompensation values for the combination of these bits.

PR	PRECOM		PRECOMPENSATION DELAY
2	1	0	
0	0	0	Default Delays
0	0 0 1		41.67 nS
0	1	0	83.34 nS
0	1	1	125.00 nS
1	0	0	166.67 nS
1	0	1	208.33 nS
1	1	0	250.00 nS
1	1	1	0.00 nS (disabled)

Publication Release Date: April 1995

- 39 -



DATA RATE	DEFAULT PRECOMPENSATION DELAYS
250KB/S	125 nS
300KB/S	125 nS
500KB/S	125 nS
1MB/S	41.67 nS

DRATE1 DRATE0 (Bit 1, 0):


These two bits select the data rate of the FDC and reduced write current control.

- 00 500KB/S (MFM), 250KB/S (FM), /RWC = 1.
- 01 300KB/S (MFM), 150KB/S (FM), /RWC = 0.
- 10 250KB/S (MFM), 125KB/S (FM), /RWC = 0.
- 11 1MB/S (MFM), Illegal (FM), /RWC =1.

2.3.7 FIFO Register (W83777F), DATA Register (DT Register W83787F) (R/W 3F5H/375H)

The Data Register consists of four status registers in a stack with only one register presented to the data bus at a time. This register stores data, commands, and parameters and provides diskette-drive status information. Data bytes are passed through the data register to program or obtain results after a command. In the W83777F, this register defaults to FIFO disabled mode after reset. The FIFO can change its value and enable its operation through the CONFIGURE command.


Status Register 0 (ST0)




11 Abnormal termination because the ready signal from FDD changed state during command execution

Status Register 1 (ST1)


W83777F/W83787F



Status Register 2 (ST2)



Status Register 3 (ST3)




Publication Release Date: April 1995

Revision A2




2.3.8 Digital Input Register (DI Register) (Read 3F7H/377H) (W83777F/W83787F)

The Digital Input Register is an 8-bit read-only register used for diagnostic purposes. In a PC/XT or AT only Bit 7 is checked by the BIOS. When the register is read, Bit 7 shows the complement of DSKCHG, while other bits of the data bus remain in tri-state. Bit definitions are as follows:



In the PS/2 mode (W83777F only), the bit definitions are as follows:



DSKCHG (Bit 7):

This bit indicates the complement of the DSKCHG input.

Bit 6-3: These bits are always a logic 1 during a read.

DRATE1 DRATE0 (Bit 2, 1):


These two bits select the data rate of the FDC. Refer to the DR register bits 1 and 0 for the settings corresponding to the individual data rates.

HIGH DENS (Bit 0):

- 0 500KB/S or 1MB/S data rate (high density FDD)
- 1 250KB/S or 300KB/S data rate



In the PS/2 Model 30 mode (W83777F only), the bit definitions are as follows:



DSKCHG (Bit 7):

This bit indicates the complement of DSKCHG input.

Bit 6-4: These bits are always a logic 1 during a read.

DMAEN (Bit 3):

This bit indicates the value of DO REGISTER bit 3.

NOPREC (Bit 2):


This bit indicates the value of CC REGISTER NOPREC bit.

DRATE1 DRATE0 (Bit 1, 0):

These two bits select the data rate of the FDC.

2.3.9 Configuration Control Register (CC Register) (Write 3F7H/377H) (W8377F/W83787F)

This register is used to control the data rate. In the PC/AT and PS/2 mode, the bit definitions are as follows:



X: Reserved

Bit 7-2: Reserved. These bits should be set to 0.

Publication Release Date: April 1995


- 43 -



DRATE1 DRATE0 (Bit 1, 0):

These two bits select the data rate of the FDC.

In the PS/2 Model 30 mode (W83777F only), the bit definitions are as follows:



X: Reserved

Bit 7-3: Reserved. These bits should be set to 0.

NOPREC (Bit 2):

This bit indicates no precompensation. It has no function and can be set by software.

DRATE1 DRATE0 (Bit 1, 0):

These two bits select the data rate of the FDC.

3.0 IDE

The IDE interface is essentially the AT bus ported to the hard disk drive. The hard disk controller resides on the IDE hard disk drive. So the IDE interface provides only chip select signals and AT bus signals between the IDE hard disk drive and ISA slot. Table 3-1 shows the IDE registers and their ISA addresses.

Table 3-1

I/O AD	DRESS	REG	GISTERS
PRIMARY	SECONDARY	READ	WRITE
1F0	170	Data Register	Data Register
1F1	171	Error Register	Write-Precomp
1F2	172	Sector Count	Sector Count
1F3	173	Sector Number	Sector Number
1F4	174	Cylinder LOW	Cylinder LOW
1F5	175	Cylinder HIGH	Cylinder HIGH
1F6	176	SDH Register	SDH Register
1F7	177	Status Register	Command Register
3F6	376	Alternate Status	Fixed Disk Control
3F7	377	Digital Input	Undefined



3.1 IDE Decode Description

When the processor selects Ports 1F0-1F7 (or 170-177), the chip system enables $\overline{CSO} = LOW$; otherwise, $\overline{CSO} = HIGH$. When the processor selects Ports 3F6-3F7 (or 376-377), the chip system enables $\overline{CS1} = LOW$; otherwise, $\overline{CS1} = HIGH$.

4.0 UART PORT

4.1 Universal Asynchronous Receiver/Transmitter (UART A, UART B)

The UARTs are used to convert parallel data into serial format on the transmit side and convert serial data to parallel format on the receiver side. The serial format, in order of transmission and reception, is a start bit, followed by five to eight data bits, a parity bit (if programmed) and one, one and half (five-bit format only) or two stop bits. The UARTs are capable of handling divisors of 1 to 65536 and producing a 16x clock for driving the internal transmitter logic. Provisions are also included to use this 16x clock to drive the receiver logic. The UARTs also support the MIDI data rate. Furthermore, the UARTs also include complete modem control capability and a processor interrupt system that may be software trailed to the computing time required to handle the communication link. The UARTs have a FIFO mode to reduce the number of interrupts presented to the CPU. In each UART, there are 16-byte FIFOs for both receive and transmit mode.

Publication Release Date: April 1995 Revision A2



4.2 Register Address

TABLE 4 - 2 UART Register Bit Map


					Bit Numbe	er				
Register	Address Base		0	1	2	3	4	5	6	7
8 BDLAB = 0	Receiver Buffer Register (Read Only)	RBR	RX Data Bit 0	RX Data Bit 1	RX Data Bit 2	RX Data Bit 3	RX Data Bit 4	RX Data Bit 5	RX Data Bit 6	RX Data Bit 7
8 BDLAB = 0	Transmitter Buffer Register (Write Only)	TBR	TX Data Bit 0	TX Data Bit 1	TX Data Bit 2	TX Data Bit 3	TX Data Bit 4	TX Data Bit 5	TX Data Bit 6	TX Data Bit 7
9 BDLAB = 0	Interrupt Control Register	ICR	RBR Data Ready Interrupt Enable (ERDRI)	TBR Empty Interrupt Enable (ETBREI)	USR Interrupt Enable (EUSRI)	HSR Interrupt Enable (EHSRI)	0	0	0	0
A	Interrupt Status Register (Read Only)	ISR	"0" if Interrupt Pending	Interrupt Status Bit (0)	Interrupt Status Bit (1)	Interrupt Status Bit (2)**	0	0	FIFOs Enabled **	FIFOs Enabled
Α	UART FIFO Control Register (Write Only)	UFR	FIFO Enable	RCVR FIFO Reset	XMIT FIFO Reset	DMA Mode Select	Reserved	Reversed	RX Interrupt Active Level (LSB)	RX Interrupt Active Level (MSB)
В	UART Control Register	UCR	Data Length Select Bit 0 (DLS0)	Data Length Select Bit 1 (DLS1)	Multiple Stop Bits Enable (MSBE)	Parity Bit Enable (PBE)	Even Parity Enable (EPE)	Parity Bit Fixed Enable PBFE)	Set Silence Enable (SSE)	Baudrat Divisor Latch Access Bit (BDLAB)
С	Handshake Control Register	HCR	Data Terminal Ready (DTR)	Request to Send (RTS)	Loopback RI Input	IRQ Enable	Internal Loopback Enable	0	0	0
D	UART Status Register	USR	RBR Data Ready (RDR)	Overrun Error (OER)	Parity Bit Error (PBER)	No Stop Bit Error (NSER)	Silent Byte Detected (SBD)	TBR Empty (TBRE)	TSR Empty (TSRE)	RX FIFO Error Indication (RFEI) **
E	Handshake Status Register	HSR	CTS Toggling (TCTS)	DSR Toggling (TDSR)	RI Falling Edge (FERI)	DCD Toggling (TDCD)	Clear to Send (CTS)	Data Set Ready (DSR)	Ring Indicator (RI)	Data Carrier Detect (DCD)
F	User Defined Register	UDR	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
8 BDLAB = 1	Baudrate Divisor Latch Low	BLL	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
9 BDLAB = 1	Baudrate Divisor Latch High	BHL	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15

^{*:} Bit 0 is the least significant bit. The least significant bit is the first bit serially transmitted or received.
**: These bits are always 0 in 16450 Mode.



4.2.1 UART Control Register (UCR) (Read/Write)

The UART Control Register controls and defines the protocol for asynchronous data communications, including data length, stop bit, parity, and baud rate selection.



Notes:

- Bit 7: BDLAB. When this bit is set to a logical 1, designers can access the divisor (in 16-bit binary format) from the divisor latches of the baudrate generator during a read or write operation. When this bit is reset, the Receiver Buffer Register, the Transmitter Buffer Register, or the Interrupt Control Register can be accessed.
- Bit 6: SSE. A logical 1 forces the Serial Output (SOUT) to a silent state (a logical 0). Only SOUT is affected by this bit; the transmitter is not affected.
- Bit 5: PBFE. When PBE and PBFE of UCR are both set to a logical 1.
 - (1) if EPE is a logical 1, the parity bit is fixed as a logical 0 to transmit and check.
 - (2) if EPE is a logical 0, the parity bit is fixed as a logical 1 to transmit and check.
- Bit 4: EPE. This bit describes the number of logic 1's in the data word bits and parity bit only when bit 3 is programmed. When this bit is set, an even number of logic 1's are sent or checked.

 When the bit is reset, an odd number of logic 1's are sent or checked.
- Bit 3: PBE. When this bit is set, the position between the last data bit and the stop bit of the SOUT will be stuffed with the parity bit at the transmitter. For the receiver, the parity bit in the same position as the transmitter will be detected.
- Bit 2: MSBE. This bit defines the number of stop bits in each serial character that is transmitted or received.
 - (1) If MSBE is set to a logical 0, one stop bit is sent and checked.
 - (2) If MSBE is set to a logical 1, and data length is 5 bits, one and a half stop bits are sent and checked.
 - (3) If MSBE is set to a logical 1, and data length is 6, 7, or 8 bits, two stop bits are sent and checked.
- Bits 0 and 1: DLS0, DLS1. These two bits define the number of data bits that are sent or checked in each serial character.

TABLE 4 - 3 WORD LENGTH DEFINITION


Publication Release Date: April 1995



DLS1	DLS0	DATA LENGTH
0	0	5 bits
0	1	6 bits
1	0	7 bits
1	1	8 bits

4.2.2 UART Status Register (USR) (Read/Write)

This 8-bit register provides information about the status of the data transfer during communication.



Notes:


- Bit 7: RFEI. In 16450 mode, this bit is always set to a logic 0. In 16550 mode, this bit is set to a logic 1 when there is at least one parity bit error, no stop bit error or silent byte detected in the FIFO. In 16550 mode, this bit is cleared by reading from the USR if there are no remaining errors left in the FIFO.
- Bit 6: TSRE. In 16450 mode, when TBR and TSR are both empty, this bit will be set to a logical 1. In 16550 mode, if the transmit FIFO and TSR are both empty, it will be set to a logical 1. Other than these two cases, this bit will be reset to a logical 0.
- Bit 5: TBRE. In 16450 mode, when a data character is transferred from TBR to TSR, this bit will be set to a logical 1. If ETREI of ICR is a logical 1, an interrupt will be generated to notify the CPU to write the next data. In 16550 mode, this bit will be set to a logical 1 when the transmit FIFO is empty. It will be reset to a logical 0 when the CPU writes data into TBR or FIFO.
- Bit 4: SBD. This bit is set to a logical 1 to indicate that received data are kept in silent state for a full word time, including start bit, data bits, parity bit, and stop bits. In 16550 mode, it indicates the same condition for the data on top of the FIFO. When the CPU reads USR, it will to a logical 0.
- Bit 3: NSER. This bit is set to a logical 1 to indicate that the received data have no stop bit. In 16550 mode, it indicates the same condition for the data on top of the FIFO. When the CPU reads USR, it will clear this bit to a logical 0.
- Bit 2: PBER. This bit is set to a logical 1 to indicate that the parity bit of received data is wrong. In 16550 mode, it indicates the same condition for the data on top of the FIFO. When the CPU reads USR, it will clear this bit to a logical 0.



- Bit 1: OER. This bit is set to a logical 1 to indicate received data have been overwritten by the next received data before they were read by the CPU. In 16550 mode, it indicates the same condition instead of FIFO full. When the CPU reads USR, it will clear this bit to a logical 0.
- Bit 0: RDR. This bit is set to a logical 1 to indicate received data are ready to be read by the CPU in the RBR or FIFO. After no data are left in the RBR or FIFO, the bit will be reset to a logical 0.

4.2.3 Handshake Control Register (HCR) (Read/Write)

This register controls the pins of the UART used for handshaking peripherals such as modem, and controls the diagnostic mode of the UART.



Notes:

Bit 4: When this bit is set to a logical 1, the UART enters diagnostic mode by an internal loopback, as follows:

- (1) SOUT is forced to a logical 1, and SIN is isolated from the communication link instead of the TSR.
 - (2) Modem output pins are set to their inactive state.
 - (3) Modem input pins are isolated from the communication link and connect internally as DTR (bit 0 of HCR) → DSR, RTS (bit 1 of HCR) → CTS, Loopback RI input (bit 2 of HCR) → RI and IRQ enable (bit 3 of HCR) → DCD.

Aside from the above connections, the UART operates normally. This method allows the CPU to test the UART in a convenient way.

- Bit 3: The UART interrupt output is enabled by setting this bit to a logic 1. In the diagnostic mode this bit is internally connected to the modem control input DCD.
- Bit 2: This bit is used only in the diagnostic mode. In the diagnostic mode this bit is internally connected to the modem control input \overline{RI} .
- Bit 1: This bit controls the RTS output. The value of this bit is inverted and output to RTS.
- Bit 0: This bit controls the DTR output. The value of this bit is inverted and output to DTR.


4.2.4 Handshake Status Register (HSR) (Read/Write)

Publication Release Date: April 1995

Revision A2



This register reflects the current state of four input pins for handshake peripherals such as a modem and records changes on these pins.



Notes:

Bit 7: This bit is the opposite of the DCD input. This bit is equivalent to bit 3 of HCR in loopback mode.

Bit 6: This bit is the opposite of the RI input. This bit is equivalent to bit 2 of HCR in loopback mode.

Bit 5: This bit is the opposite of the DSR input. This bit is equivalent to bit 0 of HCR in loopback mode.

Bit 4: This bit is the opposite of the CTS input. This bit is equivalent to bit 1 of HCR in loopback mode.

Bit 3: TDCD. This bit indicates that the DCD pin has changed state after HSR was read by the CPU.


Bit 2: FERI. This bit indicates that the RI pin has changed from low to high state after HSR was read by the CPU.

Bit 1: TDSR. This bit indicates that the DSR pin has changed state after HSR was read by the CPU.

Bit 0: TCTS. This bit indicates that the CTS pin has changed state after HSR was read by the CPU.

4.2.5 UART FIFO Control Register (UFR) (Write only)

This register is used to control the FIFO functions of the UART.





Notes:

Bit 6, 7: These two bits are used to set the active level for the receiver FIFO interrupt. For example, if the interrupt active level is set as 4 bytes, once there are more than 4 data characters in the receiver FIFO, the interrupt will be activated to notify the CPU to read the data from the FIFO.

TABLE 4-4 FIFO TRIGGER LEVEL

BIT 7	BIT 6	RX FIFO INTERRUPT ACTIVE LEVEL (BYTES)
0	0	01
0	1	04
1	0	08
1	1	14

Bit 4, 5: Reserved

Bit 3: When this bit is programmed to logic 1, the DMA mode will change from mode 0 to mode 1 if UFR bit 0 = 1.


Bit 2: Setting this bit to a logical 1 resets the TX FIFO counter logic to initial state. This bit will clear to a logical 0 by itself after being set to a logical 1.

Bit 1: Setting this bit to a logical 1 resets the RX FIFO counter logic to initial state. This bit will clear to a logical 0 by itself after being set to a logical 1.

Bit 0: This bit enables the 16550 (FIFO) mode of the UART. This bit should be set to a logical 1 before other bits of UFR are programmed.

4.2.6 Interrupt Status Register (ISR) (Read only)

This register reflects the UART interrupt status, which is encoded by different interrupt sources into 3 bits.



Notes:

Bit 7, 6: These two bits are set to a logical 1 when UFR bit 0 = 1.

Bit 5, 4: These two bits are always logic 0.

Bit 3: In 16450 mode, this bit is 0. In 16550 mode, both bit 3 and 2 are set to a logical 1 when a time-out interrupt is pending.

Publication Release Date: April 1995



- Bit 2, 1: These two bits identify the priority level of the pending interrupt, as shown in the table below.
- Bit 0: This bit is a logical 1 if there is no interrupt pending. If one of the interrupt sources has occurred, this bit will be set to a logical 0.


TABLE 4-5 INTERRUPT CONTROL FUNCTION

	IS	R			INTE	INTERRUPT SET AND FUNCTION						
Bit 3	Bit 2	Bit 1	Bit 0	Interrupt priority	Interrupt Type	Interrupt Source	Clear Interrupt					
0	0	0	1	-	-	No Interrupt pending	-					
0	1	1	0	First	UART Receive Status	1. OER = 1 2. PBER = 1 3. NSER = 1 4. SBD = 1	Read USR					
0	1	0	0	Second	RBR Data Ready	RBR data ready FIFO interrupt active level reached	Read RBR Read RBR until FIFO data under active level					
1	1	0	0	Second	FIFO Data Timeout	Data present in RX FIFO for 4 characters period of time since last access of RX FIFO.	Read RBR					
0	0	1	0	Third	TBR Empty	TBR empty	Write data into TBR Read ISR (if priority is third)					
0	0	0	0	Fourth	Handshake status	1. TCTS = 1 2. TDSR = 1 3. FERI = 1 4. TDCD = 1	Read HSR					

^{**} Bit 3 of ISR is enabled when bit 0 of UFR is logical 1.

4.2.7 Interrupt Control Register (ICR) (Read/Write)

This 8-bit register allows the five types of controller interrupts to activate the interrupt output signal separately. The interrupt system can be totally disabled by resetting bits 0 through 3 of the Interrupt Control Register (ICR). A selected interrupt can be enabled by setting the appropriate bits of this register to a logical 1.



Notes:

Bit 7-4: These four bits are always logic 0.

Bit 3: EHSRI. Setting this bit to a logical 1 enables the handshake status register interrupt.

Bit 2: EUSRI. Setting this bit to a logical 1 enables the UART status register interrupt.

Bit 1: ETBREI. Setting this bit to a logical 1 enables the TBR empty interrupt.



Bit 0: ERDRI. Setting this bit to a logical 1 enables the RBR data ready interrupt.

4.2.8 Programmable Baud Generator (BLL/BHL) (Read/Write)

Two 8-bit registers, BLL and BHL, compose a programmable baud generator that uses 24 MHz to generate a 1.8461 MHz frequency and divides it by a divisor from 1 to 2¹⁶-1. The output frequency of the baud generator is the baud rate multiplied by 16, and this is the base frequency for the transmitter and receiver. The following table illustrates the use of the baud generator with frequency of 1.8461 MHz.

TABLE 4-6 BAUD RATE TABLE

BAUD RATE USING 24 MHZ TO GENERATE 1.8461 MHZ						
Desired Baud Rate	Decimal divisor used to generate 16X clock	Percent error difference between desired and actua				
50	2304	**				
75	1536	**				
110	1047	0.18%				
134.5	857	0.099%				
150	768	**				
300	384	**				
600	192	**				
1200	96	**				
1800	64	**				
2000	58	0.53%				
2400	48	**				
3600	32	**				
4800	24	**				
7200	16	**				
9600	12	**				
19200	6	**				
38400	3	**				
57600	2	**				
115200	1	**				

^{**} The percentage error for all baud rates, except where indicated otherwise, is 0.16%.

Publication Release Date: April 1995



4.2.9 User-defined Register (UDR) (Read/Write)

This is a temporary register that can be accessed and defined by the user.

4.2.10 IRQ3/IRQ4 Setting

IRQ3 and IRQ4 are the interrupt pins for UARTA and UARTB in the W83777F/W83787F. These two interrupt pins switch automatically inside the chip depending on the address setting of UARTA and UARTB. When the address of UARTA or UARTB is selected as COM1 or COM3, interrupt requests for the UART are sent out of W83777F/W83787F via IRQ4. If the address of UARTA or UARTB is selected as COM2 or COM4, interrupts are sent out via IRQ3. Thus when UARTA is set as COM1, UARTB should not be set as COM3, and vice versa. When UARTA is set as COM2, UARTB should not be set as COM4, and vice versa.

5.0 PARALLEL PORT

5.1 Printer Interface Logic

The parallel port of the W83777F/W83787F makes possible the attachment of various devices that accept eight bits of parallel data at standard TTL level. The W83777F/W83787F supports an IBM XT/AT compatible parallel port (SPP), bidirectional parallel port (BPP), Enhanced Parallel Port (EPP), Extended Capabilities Parallel Port (ECP), Extension FDD mode (EXTFDD), Extension 2FDD mode (EXT2FDD), Extension Adapter mode (EXTADP), and JOYSTICK mode on the parallel port. Refer to the configuration registers for more information on disabling, power-down, and changing the base address of the parallel port and on selecting the mode of operation.

Table 5-1 shows the pin definitions for different modes of the parallel port.

TABLE 5-1 PARALLEL PORT CONNECTOR AND PIN DEFINITIONS

HOST CONNECTOR	PIN NUMBER OF W83777/787	PIN ATTRIBUTE	SPP	EPP	ECP
1	19	0	nSTB	nWrite	nSTB
2-9	9-14,16-17	1/0	PD<0:7>	PD<0:7>	PD<0:7>
10	26	I	nACK	Intr	nACK
11	24	I	BUSY	nWait	BUSY, PeriphAck ²
12	27	I	PE	PE	PEerror, nAckReverse ²
13	28	I I	SLCT	Select	SLCT
14	20	0	nAFD	nDStrb	nAFD, HostAck ²
15	29	I	nERR	nError	nFault ¹ , nPeriphRequest ²
16	21	0	nINIT	nInit	nINIT ¹ , nReverseRqst ²
17	22	0	nSLIN	nAStrb	nSLIN ^{1, 2}

Notes:

n<name > : Active Low

- 1. Compatible Mode
- 2. High Speed Mode
- 3. For more information, refer to the IEEE 1284 standard.

HOST CONNECTOR	PIN NUMBER OF W83777/787	PIN ATTRIBUTE	SPP	PIN ATTRIBUTE	EXT2FDD	PIN ATTRIBUTE	EXTFDD
1	19	0	пSTВ				
2	9	I/O	PD0	l	INDEX2	I	INDEX2



TABLE 5-1, continued

HOST CONNECTOR	PIN NUMBER OF W83777/787	PIN ATTRIBUTE	SPP	PIN ATTRIBUTE	EXT2FDD	PIN ATTRIBUTE	EXTFDD
3	10	1/0	PD1	l	TRAK02	I	TRAK02
4	11	1/0	PD2	I	WP2	l	WP2
5	12	1/0	PD3	l	RDATA2	I	RDATA2
6	13	1/0	PD4	I	DSKCHG2	I	DSKCHG2
7	14	1/0	PD5				
8	15	1/0	PD6	OD	MOA2		
9	16	1/0	PD7	OD	DSA2		
10	26	I	nACK	OD	DSB2	OD	DSB2
11	24	ı	BUSY	OD	MOB2	OD	MOB2
12	27	ı	PE	OD	WD2	OD	WD2
13	28	I	SLCT	OD	WE2	OD	WE2
14	20	0	nAFD	OD	RWC2	OD	RWC2
15	29	I	nERR	OD	NERR2	OD	NERR2
16	21	0	nINIT	OD	DIR2	OD	DIR2
17	22	0	nSLIN	OD	STEP2	OD	STEP2

HOST CONNECTOR	PIN NUMBER OF W83777/787	PIN ATTRIBUTE	SPP	PIN ATTRIBUTE	EXTADP MODE	PIN ATTRIBUTE	JOYSTICK MODE
1	19	0	nSTB	0	XWR	0	V DD
2	9	1/0	PD0	I/O	XD0	ı	JP0
3	10	I/O	PD1	I/O	XD1	1	JP1
4	11	I/O	PD2	1/0	XD2	1	
5	12	1/0	PD3	I/O	XD3	I	
6	13	1/0	PD4	I/O	XD4	1	JB0
7	14	1/0	PD5	I/O	XD5	1	JB1
8	15	1/0	PD6	1/0	XD6	1	
9	16	1/0	PD7	1/0	XD7	1	
10	26	I	nACK	I	XDRQ	1	
11	24	I	BUSY	1	XIRQ	I	
12	27	ı	PE	0	XA0	I	
13	28	ı	SLCT	0	XA1	I	
14	20	0	nAFD	0	XRD	0	VDD
15	29	ı	nERR	0	XA2	I	
16	21	0	nlNlT	0	XDACK	0	VDD
17	22	0	nSLIN	0	TC	0	VDD

5.2 Enhanced Parallel Port (EPP)

TABLE 5-2 PRINTER MODE AND EPP REGISTER ADDRESS

Publication Release Date: April 1995

Revision A2



A2	A 1	A0	REGISTER	NOTE
0	0	0	Data port (R/W)	1
0	0	1	Printer status buffer (Read)	1
0	1	0	Printer control latch (Write)	1
0	1	0	Printer control swapper (Read)	1
0	1	1	EPP address port (R/W)	2
1	0	0	EPP data port 0 (R/W)	2
1	0	1	EPP data port 1 (R/W)	2
1	1	0	EPP data port 2 (R/W)	2
1	1	1	EPP data port 3 (R/W)	2

Notes:


- 1. These registers are available in all modes.
- 2. These registers are available only in EPP mode.

5.2.1 Data Swapper

The system microprocessor can read the contents of the printer's data latch by reading the data swapper.

5.2.2 Printer Status Buffer

The system microprocessor can read the printer status by reading the address of the printer status buffer. The bit definitions are as follows:




Notes:

- Bit 7: This signal is active during data entry, when the printer is off-line during printing, when the print head is changing position, or during an error state. When this signal is active, the printer is busy and cannot accept data.
- Bit 6: This bit represents the current state of the printer's ACK signal. A 0 means the printer has received a character and is ready to accept another. Normally, this signal will be active for approximately 5 microseconds before BUSY stops.
- Bit 5: A 1 means the printer has detected the end of paper.
- Bit 4: A 1 means the printer is selected.
- Bit 3: A 0 means the printer has encountered an error condition.
- Bit 1, 2: These two bits are not implemented and are logic one during a read of the status register.
- Bit 0: This bit is valid in EPP mode only. It indicates that a 10 μ S timeout has occurred on the EPP bus. A logic 0 means that no timeout error has occurred; a logic 1 means that a timeout error has been detected. Writing a logic 1 to this bit will clear the timeout status bit; writing a logic 0 has no effect.

5.2.3 Printer Control Latch and Printer Control Swapper

The system microprocessor can read the contents of the printer control latch by reading the printer control swapper. Bit definitions are as follows:





Notes:

Bit 7, 6: These two bits are a logic one during a read. They can be written.

Bit 5: Direction control bit


W83757 (SPP) mode: When this bit is a logic 1, pin PRTOE is high, and PRTBEN (CR3 bit 7) is low, the parallel port is in input mode (read); when this bit is a logic 0, the parallel port is in output mode (write). This bit is write-only.

BPP mode: When this bit is a logic 1, the parallel port is in input mode (read); when it is a logic 0, the parallel port is in output mode (write). This bit can be read and written.

- Bit 4: A 1 in this position allows an interrupt to occur when ACK changes from low to high.
- Bit 3: A 1 in this bit position selects the printer.
- Bit 2: A 0 starts the printer (50 microsecond pulse, minimum).
- Bit 1: A 1 causes the printer to line-feed after a line is printed.
- Bit 0: A 0.5 microsecond minimum high active pulse clocks data into the printer. Valid data must be present for a minimum of 0.5 microseconds before and after the strobe pulse.

5.2.4 EPP Address Port

The address port is available only in EPP mode. Bit definitions are as follows:



The contents of DB0-DB7 are buffered (non-inverting) and output to ports PD0-PD7 during a write operation. The leading edge of $\overline{\text{IOW}}$ causes an EPP address write cycle to be performed, and the trailing edge of $\overline{\text{IOW}}$ latches the data for the duration of the EPP write cycle.


PD0-PD7 ports are read during a read operation. The leading edge of IOR causes an EPP address read cycle to be performed and the data to be output to the host CPU.

5.2.5 EPP Data Port 0-3

These four registers are available only in EPP mode. Bit definitions of each data port are as follows:

Publication Release Date: April 1995 Revision A2





When accesses are made to any EPP data port, the contents of DB0-DB7 are buffered (non-inverting) and output to the ports PD0-PD7 during a write operation. The leading edge of $\overline{\text{IOW}}$ causes an EPP data write cycle to be performed, and the trailing edge of $\overline{\text{IOW}}$ latches the data for the duration of the EPP write cycle.

During a read operation, ports PD0-PD7 are read, and the leading edge of $\overline{\text{IOR}}$ causes an EPP read cycle to be performed and the data to be output to the host CPU.

5.2.6 Bit Map of Parallel Port and EPP Registers

REGISTER	7	6	5	4	3	2	1	0
Data Port (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Status Buffer (Read)	BUSY	ACK	PE	SLCT	ERROR	1	1	тмоит
Control Swapper (Read)	1	1	1	IRQEN	SLIN	ĪNIT	AUTOFD	STROBE
Control Latch (Write)	1	1	DIR	IRQ	SLIN	ĪNIT	AUTOFD	STROBE
EPP Address Port (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
EPP Data Port 0 (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
EPP Data Port 1 (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
EPP Data Port 2 (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
EPP Data Port 3 (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0

5.2.7 EPP Pin Descriptions

EPP NAME	TYPE	EPP DESCRIPTION
nWrite	0	Denotes an address or data read or write operation.
PD<0:7>	1/0	Bidirectional EPP address and data bus.



5.2.7 EPP pin descriptions, continued

EPP NAME	TYPE	EPP DESCRIPTION
Intr	1	Used by peripheral device to interrupt the host.
nWait	1	Inactive to acknowledge that data transfer is completed. Active to indicate that the device is ready for the next transfer.
PE	ı	Paper end; same as SPP mode.
Select	1	Printer selected status; same as SPP mode.
nDStrb	0	This signal is active low. It denotes a data read or write operation.
nError	1	Error; same as SPP mode.
nInits	0	This signal is active low. When it is active, the EPP device is reset to its initial operating mode,
nAStrb	0	This signal is active low. It denotes an address read or write operation.

5.2.8 EPP Operation

When the EPP mode is selected in the configuration register, the standard and bidirectional modes are also available. The PDx bus is in the standard or bidirectional mode when no EPP read, write, or address cycle is currently being executed. In this condition all output signals are set by the SPP Control Port and the direction is controlled by DIR of the Control Port.

A watchdog timer is required to prevent system lockup. The timer indicates that more than 10 μ S have elapsed from the start of the EPP cycle to the time WAIT is deasserted. The current EPP cycle is aborted when a timeout occurs. The timeout condition is indicated in Status bit 0.

EPP Operation

The EPP operates on a two-phase cycle. First, the host selects the register within the device for subsequent operations. Second, the host performs a series of read and/or write byte operations to the selected register. Four operations are supported on the EPP: Address Write, Data Write, Address Read, and Data Read. All operations on the EPP device are performed asynchronously.

EPP Version 1.9 Operation

The EPP read/write operation can be completed under the following conditions:

- a. If the nWait is active low, when the read cycle (nWrite inactive high, nDStrb/nAStrb active low) or write cycle (nWrite active low, nDStrb/nAStrb active low) starts, the read/write cycle proceeds normally and will be completed when nWait goes inactive high.
- b. If nWait is inactive high, the read/write cycle will not start. It must wait until nWait changes to active low, at which time it will start as described above.

EPP Version 1.7 Operation

The EPP read/write cycle can start without checking whether nWait is active or inactive. Once the read/write cycle starts, however, it will not terminate until nWait changes from active low to inactive high.

5.2.9 EPP Address Selection

More than four register addresses are required for EPP operation, so parallel port address 3BCh will not support EPP mode when the parallel port is set up for W83757 mode or ECP mode, the SPP/BPP will function normally in 3BCh, 378h, 278h. If 3BCh and EPP mode are selected, then the SPP/BPP/EPP function will not be active.

5.3 Extended Capabilities Parallel (ECP) Port

Publication Release Date: April 1995 Revision A2



This port is software and hardware compatible with existing parallel ports, so it may be used as a standard printer mode if ECP is not required. It provides an automatic high burst-bandwidth channel that supports DMA for ECP in both the forward (host to peripheral) and reverse (peripheral to host) directions.

Small FIFOs are used in both forward and reverse directions to improve the maximum bandwidth requirement. The size of the FIFO is 16 bytes. The ECP port supports an automatic handshake for the standard parallel port to improve compatibility mode transfer speed.

The ECP port supports run-length-encoded (RLE) decompression (required) in hardware. Compression is accomplished by counting identical bytes and transmitting an RLE byte that indicates how many times the next byte is to be repeated. Hardware support for compression is optional. For more information about the ECP Protocol, refer to the Extended Capabilities Port Protocol and ISA Interface Standard.

5.3.1 ECP Register and Mode Definitions

NAME	ADDRESS	1/0	ECP MODES	FUNCTION
data	Base+000h	R/W	000-001	Data Register
ecpAFifo	Base+000h	R/W	011	ECP FIFO (Address)
dsr	Base+001h	R	All	Status Register
dcr	Base+002h	R/W	All	Control Register
cFifo	Base+400h	R/W	010	Parallel Port Data FIFO
ecpDFifo	Base+400h	R/W	011	ECP FIFO (DATA)
tFifo	Base+400h	R/W	110	Test FIFO
cnfgA	Base+400h	R	111	Configuration Register A
cnfgB	Base+401h	R/W	111	Configuration Register B
ecr	Base+402h	R/W	All	Extended Control Register

Note: The base addresses are 3BCH, 378H, and 278H, which are determined by configuration register or hardware setting.

MODE	DESCRIPTION
000	SPP mode
001	PS/2 Parallel Port mode
010	Parallel Port Data FIFO mode
011	ECP Parallel Port mode
100	EPP mode (If this option is enabled in the CR9 and CR0 to select ECP/EPP mode)
101	Reserved
110	Test mode
111	Configuration mode


Note: The mode selection bits are bit 7-5 of the Extended Control Register.



5.3.2 Data and ecpAFifo Port


Modes 000 (SPP) and 001 (PS/2) (Data Port)

During a wite operation, the Data Register latches the contents of the data bus on the rising edge of the input. The contents of this register are output to the PD0-PD7 ports. During a read operation, ports PD0-PD7 are read and output to the host. The bit definitions are as follows:




Mode 011 (ECP FIFO-Address/RLE)

A data byte written to this address is placed in the FIFO and tagged as an ECP Address/RLE. The hardware at the ECP port transmits this byte to the peripheral automatically. The operation of this register is defined only for the forward direction. The bit definitions are as follows:



5.3.3 Device Status Register (DSR)

These bits are at low level during a read of the Printer Status Register. The bits of this status register are defined as follows:



Notes:

Bit 7: This bit reflects the complement of the Busy input.

Bit 6: This bit reflects the nAck input.

Bit 5: This bit reflects the PError input.

Bit 4: This bit reflects the Select input.

Publication Release Date: April 1995

- 61 -




Bit 3: This bit reflects the nFault input.

Bit 2-0: These three bits are not implemented and are always logic one during a read.

5.3.4 Device Control Register (DCR)

The bit definitions are as follows:



Notes:

Bit 6, 7: These two bits are logic one during a read and cannot be written.

Bit 5: This bit has no effect and the direction is always out if mode = 000 or mode = 010. Direction is valid in all other modes.

- the parallel port is in output mode.
- 1 the parallel port is in input mode.

Bit 4: Interrupt request enable. When this bit is set to a high level, it may be used to enable interrupt requests from the parallel port to the CPU due to a low to high transition on the ACK input.

Bit 3: This bit is inverted and output to the SLIN output.

- 0 The printer is not selected.
- 1 The printer is selected.

Bit 2: This bit is output to the INIT output.

Bit 1: This bit is inverted and output to the AFD output.

Bit 0: This bit is inverted and output to the STB output.

5.3.5 cFifo (Parallel Port Data FIFO) Mode = 010

This mode is defined only for the forward direction. The standard parallel port protocol is used by a hardware handshake to the peripheral to transmit bytes written or DMAed from the system to this FIFO. Transfers to the FIFO are byte aligned.

5.3.6 ecpDFifo (ECP Data FIFO) Mode = 011

When the direction bit is 0, bytes written or DMAed from the system to this FIFO are transmitted by a hardware handshake to the peripheral using the ECP parallel port protocol. Transfers to the FIFO are byte aligned.

When the direction bit is 1, data bytes from the peripheral are read under automatic hardware handshake from ECP into this FIFO. Reads or DMAs from the FIFO will return bytes of ECP data to the system.

5.3.7 tFifo (Test FIFO Mode) Mode = 110

Data bytes may be read, written, or DMAed to or from the system to this FIFO in any direction. Data in the tFIFO will not be transmitted to the parallel port lines. However, data in the tFIFO may be displayed on the parallel port data lines.


5.3.8 cnfgA (Configuration Register A) Mode = 111

This register is a read-only register. When it is read, 10H is returned. This indicates to the system that this is an 8-bit implementation.



5.3.9 cnfgB (Configuration Register B) Mode = 111

The bit definitions are as follows:



Notes:


Bit 7: This bit is read-only. It is at low level during a read. This means that this chip does not support hardware RLE compression.

Bit 6: Returns the value on the ISA IRQ line to determine possible conflicts.

Bit 5-0: These five bits are at high level during a read and can be written.

5.3.11 ecr (Extended Control Register) Mode = all

This register controls the extended ECP parallel port functions. The bit definitions are follows:



Notes:

Bit 7-5: These bits are read/write and select the mode.

- 000 Standard Parallel Port mode. The FIFO is reset in this mode.
- O01 PS/2 Parallel Port mode. This is the same as 000 except that direction may be used to tri-state the data lines and reading the data register returns the value on the data lines and not the value in the data register.
- O10 Parallel Port FIFO mode. This is the same as 000 except that bytes are written or DMAed to the FIFO. FIFO data are automatically transmitted using the standard parallel port protocol. This mode is useful only when direction is 0.
- ECP Parallel Port Mode. When the direction is 0 (forward direction), bytes placed into the ecpDFifo and bytes written to the ecpAFifo are placed in a single FIFO and transmitted automatically to the peripheral using ECP Protocol. When the direction is 1 (reverse direction) bytes are moved from the ECP parallel port and packed into bytes in the ecpDFifo.
- Selects EPP Mode. In this mode, EPP is selected if the EPP supported option is selected.

Publication Release Date: April 1995 Revision A2



- 101 Reserved.
- Test Mode. The FIFO may be written and read in this mode, but the data will not be transmitted on the parallel port.
- 111 Configuration Mode. The confgA and confgB registers are accessible at 0x400 and 0x401 in this mode.

Bit 4: Read/Write (Valid only in ECP Mode)

- Disables the interrupt generated on the asserting edge of nFault.
- Enables an interrupt pulse on the high to low edge of nFault. If nFault is asserted (interrupt) an interrupt will be generated and this bit is written from a 1 to 0.

Bit 3: Read/Write

- 1 Enables DMA.
- 0 Disables DMA unconditionally.

Bit 2: Read/Write

- Disables DMA and all of the service interrupts.
- Enables one of the following cases of interrupts. When one of the service interrupts has occurred, the serviceIntr bit is set to a 1 by hardware. This bit must be reset to 0 to re-enable the interrupts. Writing a 1 to this bit will not cause an interrupt.
 - (a) dmaEn = 1:
 - During DMA this bit is set to a 1 when terminal count is reached.
 - (b) dmaEn = 0 direction = 0:

This bit is set to 1 whenever there are writeIntr Threshold or more bytes free in FIFO.

(c) dmaEn = 0 direction = 1:

This bit is set to 1 whenever there are readIntr Threshold or more valid bytes to read from the FIFO.

Bit 1: Read only

the

- 0 The FIFO has at least 1 free byte.
- 1 The FIFO cannot accept another byte or the FIFO is completely full.

Bit 0: Read only

- 0 The FIFO contains at least 1 byte of data.
- 1 The FIFO is completely empty.

5.3.11 Bit Map of ECP Port Registers

	D7	D6	D5	D4	D3	D2	D1	D0	NOTE
data	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	
ecpAFifo	Addr/RLE	Address or	Address or RLE field						2
dsr	nBusy	nAck	PError	Select	nFault	1	1	1	1
dcr	1	1	Directio	ackIntEn	Selectin	nInit	autofd	strobe	1
CFifo Parallel Port Data FIFO							2		



5.3.11 Bit map of ECP port registers, continued

	D7	D6	D5	D4	D3	D2	D1	D0	NOTE
ecpDFifo ECP Data FIFO								2	
tFifo	Test FIFO							2	
cnfgA	0	0	0	1	0	0	0	0	
cnfgB	compress	intrValue	1	1	1	1	1	1	
ecr		MODE		nErrintrEn	dmaEn	serviceIntr	full	empty	

Notes

- 1. These registers are available in all modes.
- 2. All FIFOs use one common 16-byte FIFO.

5.3.12 ECP Pin Descriptions

NAME	TYPE	DESCRIPTION
nStrobe (HostClk)	0	The nStrobe registers data or address into the slave on the asserting edge during write operations. This signal handshakes with Busy.
PD<7:0>	1/0	These signals contains address or data or RLE data.
nAck (PeriphClk)	I	This signal indicates valid data driven by the peripheral when asserted. This signal handshakes with nAutoFd in reverse.
Busy (PeriphAck)	I	This signal deasserts to indicate that the peripheral can accept data. It indicates whether the data lines contain ECP command information or data in the reverse direction. When in reverse direction, normal data are transferred when Busy (PeriphAck) is high and an 8-bit command is transferred when it is low.
PError (nAckReverse)	ı	This signal is used to acknowledge a change in the direction of the transfer (asserted = forward). The peripheral drives this signal low to acknowledge nReverseRequest. The host relies upon nAckReverse to determine when it is permitted to drive the data bus.
Select (Xflag)	1	Indicates printer on line.
nAutoFd (HostAck)	0	Requests a byte of data from the peripheral when it is asserted. This signal indicates whether the data lines contain ECP address or data in the forward direction. When in forward direction, normal data are transferred when nAutoFd (HostAck) is high and an 8-bit command is transferred when it is low.

Publication Release Date: April 1995



ECP Pin descriptions, continued

NAME	TYPE	DESCRIPTION
nFault (nPeriphRequest)		Generates an error interrupt when it is asserted. This signal is valid only in the forward direction. The peripheral is permitted (but not required) to drive this pin low to request a reverse transfer during ECP Mode.
nInit (nReverseRequest)	0	This signal sets the transfer direction (asserted = reverse, deasserted = forward). This pin is driven low to place the channel in the reverse direction.
nSelectin (ECPMode)	0	This signal is always deasserted in ECP mode.

5.3.13 ECP Operation

The host must negotiate on the parallel port to determine if the peripheral supports the ECP protocol before ECP operation. After negotiation, it is necessary to initialize some of the port bits. The following are required:

- (a) Set direction = 0, enabling the drivers.
- (b) Set strobe = 0, causing the nStrobe signal to default to the deasserted state.
- (c) Set autoFd = 0, causing the nAutoFd signal to default to the deasserted state.
- (d) Set mode = 011 (ECP Mode)

ECP address/RLE bytes or data bytes may be sent automatically by writing the ecpAFifo or ecpDFifo, respectively.

Mode Switching

Software will execute P1284 negotiation and all operation prior to a data transfer phase under programmed I/O control (mode 000 or 001). Hardware provides an automatic control line handshake, moving data between the FIFO and the ECP port only in the data transfer phase (mode 011 or 010). If the port is in mode 000 or 001 it may switch to any other mode. If the port is not in mode 000 or 001 it can only be switched into mode 000 or 001. The direction can be changed only in mode 001. When in extended forward mode, the software should wait for the FIFO to be empty before switching back to mode 000 or 001. In ECP reverse mode the software waits for all the data to be read from the FIFO before changing back to mode 000 or 001.

Command/Data

ECP mode allows the transfer of normal 8-bit data or 8-bit commands. In the forward direction, normal data are transferred when HostAck is high and an 8-bit command is transferred when HostAck is low. The most significant bits of the command indicate whether it is a run-length count (for compression) or a channel address.

In the reverse direction, normal data are transferred when PeriphAck is high and an 8-bit command is transferred when PeriphAck is low. The most significant bit of the command is always zero.

Data Compression

The W83777F/W83787F supports run length encoded (RLE) decompression in hardware and can transfer compressed data to a peripheral. Note that the odd (RLE) compression in hardware is not supported. In order to transfer data in ECP mode, the compression count is written to the ecpAFifo and the data byte is written to the ecpDFifo.

5.3.14 FIFO Operation



The FIFO threshold is set in configuration register 5. All data transfers to or from the parallel port can proceed in DMA or Programmed I/O (non-DMA) mode, as indicated by the selected mode. The FIFO is used by selecting the Parallel Port FIFO mode or ECP Parallel Port Mode. After a reset, the FIFO is disabled.

5.3.15 DMA Transfers

DMA transfers are always to or from the ecpDFifo, tFifo, or CFifo. The DMA uses the standard PC DMA services. The ECP requests DMA transfers from the host by activating the PDRQ pin. The DMA will empty or fill the FIFO using the appropriate direction and mode. When the terminal count in the DMA controller is reached, an interrupt is generated and serviceIntr is asserted, which will disable the DMA.

5.3.16 Programmed I/O (NON-DMA) Mode

The ECP or parallel port FIFOs can also be operated using interrupt driven programmed I/O. Programmed I/O transfers are to the ecpDFifo at 400H and ecpAFifo at 000H or from the ecpDFifo located at 400H, or to/from the tFifo at 400H. The host must set the direction, state, dmaEn = 0 and serviceIntr = 0 in the programmed I/O transfers.

The ECP requests programmed I/O transfers from the host by activating the IRQ pin. The programmed I/O will empty or fill the FIFO using the appropriate direction and mode.

5.4 Extension FDD Mode (EXTFDD)

In this mode, the W83777F/W83787F changes the printer interface pins to FDC input/output pins, allowing the user to install a second floppy disk drive (FDD B) through the DB-25 printer connector. The pin assignments for the FDC input/output pins are shown in Table 5-1.

After the printer interface is set to EXTFDD mode, the following occur:

- (1) Pins MOB and DSB will be forced to inactive state.
- (2) Pins DSKCHG, RDATA, WP, TRAKO, INDEX will be logically ORed with pins PD4-PD0 to serve as input signals to the FDC.
- (3) Pins PD4-PD0 each will have an internal resistor of about 1K ohm to serve as pull-up resistor for FDD open drain/collector output.
- (4) If the parallel port is set to EXTFDD mode after the system has booted DOS or another operating system, a warm reset is needed to enable the system to recognize the extension floppy drive.

5.5 Extension 2FDD Mode (EXT2FDD)

In this mode, the W83777F/W83787F changes the printer interface pins to FDC input/output pins, allowing the user to install two external floppy disk drives through the DB-25 printer connector to replace internal floppy disk drives A and B. The pin assignments for the FDC input/output pins are shown in Table 5-1.

After the printer interface is set to EXTFDD mode, the following occur:

- (1) Pins MOA, DSA, MOB, and DSB will be forced to inactive state.
- (2) Pins DSKCHG, RDATA, WP, TRAKO, and INDEX will be logically ORed with pins PD4-PD0 to serve as input signals to the FDC.
- (3) Pins PD4-PD0 each will have an internal resistor of about 1K ohm to serve as pull-up resistor for FDD open drain/collector output.
- (4) If the parallel port is set to EXT2FDD mode after the system has booted DOS or another operating system, a warm reset is needed to enable the system to recognize the extension floppy drive.

5.6 Extension Adapter Mode (EXTADP)*

Publication Release Date: April 1995

Revision A2

W83777F/W83787F



In this mode, the W83777F/W83787F redefines the printer interface pins for use as an extension adapter, allowing a pocket peripheral adapter card to be installed through the DB-25 printer connector. The pin assignments for the extension adapter are shown in table 5-1.

XDO-XD7 are the system data bus for the extension adapter.

XA0-XA2 are the system address bus.

XWR and XRD are the I/O read/write commands with address comparing match or in DMA access mode.

XDACK, XTC, and XDRQ are used in conjunction with PDACKX, TC, and PDRQX to execute a DMA cycle.

The extension adapter can issue a DMA request by setting pin XDRQ high, thus sending the W83777F/W83787F output to the host system by pin PDRQX. The DMA controller should recognize the DMA request and output a relative DACK to pin PDACKX of the W83777F/W83787F, which will output the DACK without any change from pin XDACK to the extension adapter. Once the DMA transfer is completed, a terminal count (TC) should be issued from the DMA controller to pin TC of W83777F/W83787F and output to the extension adapter via pin XTC. XIRQ is the interrupt request of the extension adapter. The value of XIRQ coming from the extension adapter will directly pass through pin IRQ7 to the host system.

XIRQ and IRQ7, XDACK and PDACKX, and XDRQ and PDRQX are three input/output pairs of W83777F/W83787F pins. Although these pins are defined as DMA and interrupt functions, they can be redefined by users for other specific functions.

5.6.1 Operation

The idea behind EXTADP mode is to treat the parallel port DB-25 connector as an ISA slot, except that its addresses are not issued to the extension adapter. The operation of EXTADP mode is described below:

- 1. Set the W83777F/W83787F to EXTADP mode by programming bit 7 of CR7 as low and bit 3 and bit 2 of CR0 as high and low, respectively.
- 2. The W83777F/W83787F CR2 is an address register that records the address of the extension adapter. When the desired address is written into CR2, pins XWR and XRD of the W83777F/W83787F will simultaneously go low and the desired address will also appear on the printer data bus PD7-PD0. Users can logically OR these two signals as an initial reset.
- 3. After the above two steps, every time the host system issues an IOR or IOW command, the W83777F/W83787F will compare the I/O address with the CR2 register. If the comparision matches, the data, low bits addresses (XA2-XA0), and XWR/XRD will be presented on the parallel port DB-25 connector.
- 4. DMA operations are handled in the same way as item 3, except that the relevant PDACKX, PDRQX will be active on the DB-25 connector.
 - ** Patent pending

5.7 Joystick Mode*

The joystick mode allows users to plug a joystick into the parallel port DB-25 connector. The pin definitions are shown in Table 5-1.

Pins NSTB, AFD, NSLIN, and INIT output high as a voltage supply to the joystick.

Pins PD5 and PD4 are the button input of the joystick.

Pins PD1 and PD0 are the X/Y axis paddle input of the joystick.

There are two one-shot timers (556) inside the W83777F/W83787F for use with the joystick.

6.0 Game Port Decoder



The W83777F/W83787F provides GMRD and GMWR pins that decode address 201H and I/O read/write commands.

If the host issues IOR 201H, the GMRD pin is low active; if it issues IOW 201H, the GMWR pin is low active.

7.0 Extended Function Registers

The W83777F/W83787F provides many configuration registers for setting up different types of configurations. After power-on reset, the state of the hardware setting of each pin will be latched by the relevant configuration register to allow the W83777F/W83787F to enter the proper operating configuration. To protect the chip from invalid reads or writes, the configuration registers cannot be accessed by the user. To enable the configuration registers to be read and written, first the value 89H/88H must be written to the Extended Functions Enable Register (I/O port address 250H). Second, a value from 00H to 0BH must be written to the Extended Functions Index Register (I/O port address 251H) to identify which configuration register is to be accessed. The user can then access the desired configuration register through the Extended Functions Data Register (I/O port address 252H). After programming of the configuration register is finished, a value other than 89H/88H should be written to EFER or bit 6 of CR9 (LOCKREG) should be set to high to protect the configuration registers against accidental accesses. The configuration registers can be reset to their default or hardware setting values only by a cold reset (pin MR = 1). A warm reset will not affect the configuration registers.

7.1 Extended Functions Enable Register (EFER)

After a power-on reset, the W83777F/W83787F enters the default operating mode. Before the W83777F/W83787F enters the Extended Function mode, a 89H/88H (dependent on power-on setting value of pin GMRD) must be programmed to the Extended Function Enable Register (EFER) so that the extended function register can be accessed. The Extended Function Enable Register is a write-only register. Its port address is 250H on a PC/AT system.

7.2 Extended Function Index Register (EFIR), Extended Function Data Register (EFDR)


After 89H/88H is programmed into EFER, the Extended Function Index Register (EFIR) must be loaded with index value 0H, 1H, 2H, ..., or AH to access Configuration Register 0 (CR0), Configuration Register 1 (CR1), Configuration Register 2 (CR2), ..., or Configuration Register A (CRA) through the Extended Function Data Register (EFDR). EFIR is a write-only register with port address 251H on PC/AT systems; EFDR is a read/write register with port address 252H on PC/AT systems. The function of each configuration register is described below.

7.2.1 Configuration Register 0 (CR0), EFER = 89H, EFIR = 0H

When EFER is loaded with 89H and EFIR with 0H, the CR0 register can be accessed through EFDR. The bit definitions for CR0 are as follows:

Publication Release Date: April 1995





Notes:

IDEEN (Bit 7):

This bit enables/disables the IDE port. At power-on reset, this bit will latch the value set on the CSO/IDEEN pin. If there is no setting, a default enable will be latched by this bit because of the pull-down resistor on the CSO/IDEEN pin.

- 0 Enables IDE port.
- 1 Disables IDE port.

HADSEL (Bit 6):

This bit selects the HDC port address. At power-on reset, this bit will latch the value set on the CS1/HADSEL pin. If there is no setting, a default 1F0H-1F7H, 3F6H, 3F7H will be latched by this bit because of the pull-up resistor on the CS1/HADSEL pin.

- O Selects address range 170H-177H, 376H, 377H for IDE.
- 1 Selects address range 1F0H-1F7H, 3F6H, 3F7H for IDE.

FDCEN (Bit 5):

This bit enables/disables the FDC port. At power-on reset, this bit will latch the value set on the FDCEN pin. If there is no setting, a default enable will be latched by this bit because of the pull-down resistor on the FDCEN pin.

- 0 Enables FDC port.
- Disables FDC port (when FDC port is disabled, no clock will be input to this port in order to save power)

FADSEL (Bit 4):

This bit is used to select the FDC port address. At power-on reset, this bit will latch the value set on the DBENH/FADSEL pin. If there is no setting, a default 3F0H-3F7H will be latched by this bit because of the pull-up resistor on the DBENH/FADSEL pin.

- 0 Selects address range 370H-377H.
- 1 Selects address range 3F0H-3F7H.

PRTMOD1 PRTMOD0 (Bit 3, Bit 2):

These two bits and PRTMOD2 (CR9 bit7) determine the parallel port mode of the W83777 (see Table 7-1 on next page).

Table 7-1



PRTMODS2 (BIT 7 OF CR9)	PRTMOD1 (BIT 3 OF CR0)	PRTMODS0 (BIT 2 OF CR0)	
0	0	0	W83757
0	0	1	EXTFDC
0	1	0	EXTADP
0	1	1	EXT2FDD
1	0	0	JOYSTICK
1	0	1	EPP/SPP
1	1	0	ECP
1	1	1	ECP/EPP

- 00 W83757 Mode (Default), PRTMOD2 = 0
 Default state after power-on reset. In this mode, the W83777F/W83787F is fully compatible with the W83757F/W83757AF.
- 01 Extension FDD Mode (EXTFDD), PRTMOD2 = 0
- 10 Extension Adapter Mode (EXTADP), PRTMOD2 = 0
- 11 Extension 2FDD Mode (EXT2FDD), PRTMOD2 = 0
- 00 JOYSTICK Mode, PRTMOD2 = 1
- 01 EPP Mode and SPP Mode, PRTMOD2 = 1
- 10 ECP Mode, PRTMOD2 = 1
- 11 ECP Mode and EPP Mode, PRTMOD2 = 1

OSCS1, OSCS0 (Bit 1, Bit 0):

These two bits and OSCS2 (CR6 bit 6) are used to select one of the W83777F/W83787F's power-down functions. These bits may be programmed in four different ways:

- 00 Default power-on state after power-on reset (OSCS2 = 0).
- OSC on, 24 MHz clock is stopped internally (OSCS2 = 1). Clock can be restarted by clearing OSCS2.
- 01 Immediate power-down (IPD) state, OSCS2 = 0

When bit 0 is 1 and bit 1 is set to 0, the W83777F/W83787F will stop its oscillator and enter power-down mode immediately. The W83777F/W83787F will not leave the power-down mode until either a system power-on reset from the MR pin or these two bits are used to program the chip back to power-on state. After leaving the power-down mode, the W83777F/W83787F must wait 128 mS for the oscillator to stabilize.

10 Standby for automatic power-down (APD), OSCS2 = 0

When bit 1 is set to 1 and bit 0 is set to 0, the W83777F/W83787F will stand by for automatic power-down. A power-down will occur when the following conditions obtain:

- FDC not busy
- FDD motor off
- Interrupt source of line status, modern status, and data ready is inactive (neglecting IER enable/disable)
- Master Reset inactive
- SOUTA and SOUTB in idle state
- . SINA and SINB in idle state

Publication Release Date: April 1995

Revision A2



• No register read or write to chip

If all of these conditions are met, a counter begins to count down. While the timer is counting down, the W83777F/W83787F remains in normal operating mode, and if any of the above conditions changes, the counter will be reset. If the set time (set by bit 7 and bit 6 of CR8) elapses without a change in any of the above conditions, bits 1 and 0 will be set to (1, 1) and the chip will enter automatic power-down mode. The oscillator of the W83777F/W83787F will remain running, but the internal clock will be disabled to save power. Once the above conditions are no longer met, the internal clock will be resupplied and the chip will return to normal operation.

11 Automatic power-down (ADP) state, OSCS2 = 0


The W83777F/W83787F enters this state automatically after the counter described above has counted down. If there is a change in any of the conditions listed above, the W83777F/W83787F's clock will be restarted and bits 1 and 0 will be set to (1, 0), i.e., standby for automatic power-down. When the clock is restarted, the chip is ready for normal operation, with no need to wait for the oscillator to stabilize.

- Example 7.1: Enable IDE (1F0H-1F7H, 3F6H, 3F7H), FDC (3F0H-3F7H); W83757 mode: power-on mode.
 - Ex. 7.1 (DOS DEBUG.COM inst.)
 - O 250 89
 - O 251 00
 - O 252 50
 - O 250 00
- Example 7.2: Disable IDE; enable FDC (370H-377H); Extension FDC Mode; immediate power-down mode.
 - Ex. 7.2 (DOS DEBUG.COM inst.)
 - O 250 89
 - O 251 00
 - O 252 C5
 - O 250 00
- Example 7.3: Enable IDE (170H-177H, 376H, 377H), disable FDC; Extension Adapter Mode; standby for automatic power-down mode.
 - Ex. 7.3 (DOS DEBUG.COM inst.)
 - O 250 89
 - O 251 00
 - O 252 3A
 - O 250 00

7.2.2 Configuration Register 1 (CR1) EFER = 89H, EFIR = 1H

When 89H is loaded into EFER and 01H is loaded into EFIR, the CR1 register can be accessed through EFDR. The bit definitions are as follows:





Notes:

URAS1 URAS0 (Bit 2, 0):

These two bits and URAS2 (CR3 bit 3) = 0 determine the base address of UARTA. (The default value depends on SOUTA and $\overline{\text{DTRB}}$ at power-on setting. If there is no setting, UARTA is set to COM1 by default.) When URAS2 = 1, see the description of CR3 bit 3.

- 00 Selects COM4 address, 2E8H
- 01 Selects COM3 address, 3E8H
- 10 Selects COM1 address, 3F8H
- Disables UARTA port (when UARTA port is disabled, no clock will be input to this port in order to save power)

URBS1 URBS0 (Bit 3, 1):

These two bits and URBS2 (CR3 bit 2) = 0 determine the base address of UARTB. (The default value depends on SOUTB and \overline{RTSB} at power-on setting. If there is no setting, UARTB is set to COM2 by default.) When URBS2 = 1, see the description of CR3 bit 2.

- 00 Selects COM3 address. 3E8H
- 01 Selects COM4 address, 2E8H
- 10 Selects COM2 address, 2F8H
- Disables UARTB port (when UARTB port is disabled, no clock will be input to this port in order to save power)

PTRAS1, PTRAS0 (Bit 5, 4):

These two bits determine the base address of the parallel port. (The default value depends on RTSA and DTRA at power-on setting. If there is no setting, the default is LPT1.)

- 00 Selects LPT3 address, 3BCH
- 01 Selects LPT2 address, 278H
- 10 Selects LPT1 address, 378H
- 11 Disables parallel port all function modes

ABCHG (Bit 7):

This bit enables the FDC AB Change Mode. (The default value depends on DBENL/ABCHG at power-on setting. If there is no setting, the default is normal mode.)

- O Drives A and B assigned as usual
- 1 Drive A and drive B assignments exchanged

Examples (debug instructions):

Publication Release Date: April 1995



Example 7.4: Enable COM1 (3F8), COM2 (2F8), LPT1 (3BC); drives A and B assigned as in normal operation.

Ex. 7.4

- O 250 89
- O 251 01
- O 252 0C
- O 250 00


Example 7.5: Enable only COM3 (3E8), LPT2 (278); assignments of drives A and B exchanged.

Ex. 7.5

- O 250 89
- O 251 01
- O 252 DB
- O 250 00

7.2.3 Configuration Register 2 (CR2) EFER = 89, EFIR = 2H

When EFER = 89H and EFIR = 02H, the CR2 register can be accessed through EFDR. The bit definitions are as follows:



Notes:

When the W83777F/W83787F is programmed into extension adapter mode, the contents of this register are a base address for the extension adapter. When base addresses EA3-EA9 are written into CR2, both the XRD and XWR pins will be active low simultaneously and an adapter connected to the parallel port can latch the same base address through pins XD1-XD7. After the base address is latched into CR2, a subsequent read/write cycle to this same base address will generate an XRD or XWR signal.

If CEA is set to 0, then the W83777F/W83787F will compare system addresses SA9-SA3 with EA9-EA3 to generate a compare-equal signal for this read/write command to access the Extension adapter. If CEA is set to 1, then only EA9-EA4 are used in this comparison.

Examples (debug instructions):

Example 7.6: Enable IDE, FDC; enable extension adapter mode (assume I/O port is 300H).

- O 250 89
- O 251 00
- O 252 58 (Set Extension Adapter Mode)
- O 251 02 (XRD and XWR will be active low and C0H will appear at XD1- XD7)
- O 252 C0 (Compare EA3-EA9)
- O 250 00


Example 7.7: Each time host reads/writes 300H-307H, XRD or XWR is active.

In DMA cycles, IOR/W activates DACKX, which will also activate XRD or XWR separately.



7.2.4 Configuration Register 3 (CR3) EFER = 89, EFIR = 3H

When 89H is loaded into EFER and 03H is loaded into EFIR, the CR3 register can be accessed through EFDR. The bit definitions are as follows:



Notes:

SUBMIDI (Bit 0):

This bit selects the clock divide rate of UARTB.

- 0 disables MIDI support, UARTB clock = 24MHz divided by 13 (default)
- 1 enables MIDI support, UARTB clock = 24MHz divided by 12

SUAMIDI (Bit 1):

This bit selects the clock divide rate of UARTA.

- O Disables MIDI support, UARTA clock = 24MHz divided by 13 (default)
- 1 Enables MIDI support, UARTA clock = 24MHz divided by 12

URBS2 (Bit 2):

This bit determines the base address of UARTB.

- 0 Refer to the description of CR1 bit 1, 3
- 1 Selects COM1 address, 3F8H

URAS2 (bit 3):

This bit determines the base address of UARTA.

- 0 Refer to the description of CR1 bit 0, 2
- 1 Selects COM2 address, 2F8H

GMODS (Bit 4):

This bit selects the adapter mode or portable mode.

- O Selects the portable mode. Pins 41 and 39 will function as PFDCEN and PEXTEN
- 1 Selects the adapter mode. Pins 41 and 39 will function as GMRD and GMWR

EPPVER (Bit 5):

This bit selects the EPP version of parallel port:

- 0 Selects the EPP 1.9 version
 - Selects the EPP 1.7 version (default)

1 GMENL (Bit 6):

This bit enables or disables game port.

- 0 Enables game port
- 1 Disables game port

Publication Release Date: April 1995



PRTBEN (Bit 7):


This bit enables or disables the bidirectional capability of the parallel port in W83757 mode.

1 Disables the bidirectional capability of the parallel port

Enables the bidirectional capability of the parallel port. If the PRTOE pin is pulled high or left floating, then the direction of the parallel port is controlled by bit 5 of the printer control register (power-on default)

7.2.5 Configuration Register 4 (CR4) EFER = 89H, EFIR = 04H

When 89H is loaded into EFER and 04H is loaded into EFIR, the CR4 register can be accessed through EFDR. The bit definitions are as follows:



Notes:

PRTPWD (Bit 7):

- 0 Supplies power to the parallel port
- 1 Puts the parallel port in power-down mode

GMPWD (Bit 6):

- 0 Supplies power to the game port
- 1 Puts the game port in power-down mode

URAPWD (Bit 5):

- 0 Supplies power to COMA
- 1 Puts COMA in power-down mode

URBPWD (Bit 4):

- 0 Supplies power to COMB
- 1 Puts COMB in power-down mode

PRTTRI (Bit 3):

This bit enables or disables the tri-state outputs of parallel port in power-down mode.

- The output pins of the parallel port will not be tri-stated when parallel port is in power-down mode.
- 1 The output pins of the parallel port will be tri-stated when parallel port is in power-down mode.

GMTRI (Bit 2):

This bit enables or disables the tri-state outputs of the game port in power-down mode.

- The output pins of the game port will not be tri-stated when game port is in power-down mode.
- The output pins of the game port will be tri-stated when game port is in power-down mode.



URATRI (Bit 1):

This bit enables or disables the tri-state outputs of UARTA in power-down mode.

- The output pins of UARTA will not be tri-stated when UARTA is in power-down mode.
- 1 The output pins of UARTA will be tri-stated when UARTA is in power-down mode.


URBTRI (Bit 0):

This bit enables or disables the tri-state outputs of UARTB in power-down mode.

- The output pins of UARTB will not be tri-stated when UARTB is in power-down mode.
- 1 The output pins of UARTB will be tri-stated when UARTB is in power-down mode.

7.2.6 Configuration Register 5 (CR5) EFER = 89H, EFIR = 05H

When 89H is loaded into EFER and 05H is loaded into EFIR, the CR5 register can be accessed through EFDR. The bit definitions are as follows:




Notes:

Bit 7-4: Reserved

Bit 3-0: These four bits define the FIFO threshold for the ECP mode parallel port. The default value is 0000 after power-up.

7.2.7 Configuration Register 6 (CR6) EFER = 89H, EFIR = 06H

When 89H is loaded into EFER and 06H is loaded into EFIR, the CR6 register can be accessed through EFDR. The bit definitions are as follows:



Bit 7: Reserved

Publication Release Date: April 1995



OSCS2 (Bit 6): This bit and OSCS1, OSCS0 (bit 1, 0 of CR0) select one of the W83777F/W83787F's power-down functions. Refer to descriptions of CR0.

SEL4FDD (Bit 5): Selects four FDD mode

0 Selects two FDD mode (see Table 7-2)

1 Selects four FDD mode

DSA, DSB, MOA and MOB output pins are encoded as show in Table 7-3 to select four drives.

Table 7-2

	DO REGISTER (3F2H)					МОВ	MOB MOA	DSB	DSA	DRIVE
Bit 7	Bit 6	Bit 5	Bit 4	Bit 1	Bit 0					SELECTED
0	0	0	0	0	0	1	1	1	1	
0	0	0	1	0	0	1	0	1	0	FDD A
0	0	1	0	0	1	0	1	0	1	FDD B
0	0	1	0	0	1	1	1	1	1	
1	0	0	0	1	1	1	1	1	1	

Table 7-3

Bit 7		REGIS Bit 5				МОВ	MOA	DSB	DSA	DRIVE SELECTED
0	0	0	0	x	X	1	1	x	х	
0	0	0	1	0	0	0	0	0	0	FDD A
0	0	1	0	0	1	0	0	0	1	FDD B
0	1	0	0	1	0	0	0	1	0	FDD C
1	0	0	0	1	1	0	0	1	1	FDD D



FIPURDWN (Bit 4):

This bit controls the internal pull-up resistors of the FDC input pins RDATA, INDEX, TRAKO, DSKCHG, and WP.

- 0 The internal pull-up resistors of FDC are turned on.
- 1 The internal pull-up resistors of FDC are turned off.

FDCPWD (Bit 3):

This bit controls the power to the FDC.

- 0 Power is supplied to the FDC.
- 1 Puts the FDC in power-down mode.

IDEPWD (Bit 2):

This bit controls the power of the IDE.

- 0 Power is supplied to the IDE.
- 1 Puts the IDE in power-down mode.

FDCTRI (Bit 1):

This bit enables or disables the tri-state outputs of the FDC in power-down mode.

- The output pins of the FDC will not be tri-stated when FDC is in power-down mode.
- 1 The output pins of the FDC will be tri-stated when FDC is in power-down mode.


IDETRI (Bit 0):

This bit enables or disables the tri-state outputs of the IDE in power-down mode.

- The output pins of the IDE will not be tri-stated when IDE is in power-down mode.
- 1 The output pins of the IDE will be tri-stated when IDE is in power-down mode.

7.2.8 Configuration Register 7 (CR7) EFER = 89H, EFIR = 07H

When 89H is loaded into EFER and 07H is loaded into EFIR, the CR7 register can be accessed through EFDR. The bit definitions are as follows:



Notes:

RWC

FDD A type 1, 0 (Bit 1, 0):

These two bits select the type of FDD A.

OSelects normal mode. When RWC = 0, the data transfer rate is 250 kb/s. When = 1, the data transfer rate is 500 kb/s.

Three mode FDD select (EN3MODE = 1):

01 RWC = 0, selects 1.2 MB high-density FDD.

Publication Release Date: April 1995

Revision A2

- 79 -



- 10 RWC = 1, selects 1.44 MB high-density FDD.
- 11 Don't care RWC, selects 720 KB double-density FDD.

FDD B type 1,0 (Bit 3,2):

These two bits select the type of FDD B.

 $\overline{RWC} = 0$ Selects normal mode. When $\overline{RWC} = 0$, the data transfer rate is 250 kb/s. When $\overline{RWC} = 1$, the data transfer rate is 500 kb/s.

Three mode FDD select (EN3MODE = 1):

- 01 RWC = 0, selects 1.2 MB high-density FDD.
- 10 RWC = 1, selects 1.44 MB high-density FDD.
- 11 Don't care RWC, selects 720 KB double-density FDD.

FDD C type 1,0 (Bit 5,4):

These two bits select the type of FDD C.

Selects normal mode. When $\overline{RWC} = 0$, the data transfer rate is 250 kb/s. When $\overline{RWC} = 1$, he data transfer rate is 500 kb/s.

Three mode FDD select (EN 3 MODE = 1):

- 01 RWC = 0, selects 1.2 MB high-density FDD.
- 10 RWC = 1, selects 1.44 MB high-density FDD.
- Don't care RWC, selects 720 KB double-density FDD.

FDD D type 1, 0 (Bit 7,6):

These two bits select the type of FDD D.


Selects normal mode. When RWC = 0, the data transfer rate is 250 kb/s. When RWC = 1, the data transfer rate is 500 kb/s.

Three mode FDD select (EN3MODE = 1):

- 01 RWC = 0, selects 1.2 MB high-density FDD.
- 10 RWC = 1, selects 1.44 MB high-density FDD.
- Don't care RWC, selects 720 KB double-density FDD.

7.2.9 Configuration Register 8 (CR8) EFER = 89H, EFIR = 08H

When 89H is loaded into EFER and 08H is loaded into EFIR, the CR8 register can be accessed through EFDR. The bit definitions are as follows:



Notes:

APDTMS2 APDTMS1 (Bit 6, 7):

These two bits select the count-down time of the automatic power-down mode counter.

- 00 4 seconds
- 01 32 seconds



10 64 seconds

11 4 minutes

DISFDDWR (Bit 5):

This bit enables or disables FDD write data.

- 0 Enables FDD write
- 1 Disables FDD write (forces pins WE, WD to stay high)

Once this bit is set high, the FDC operates normally, but because pin \overline{WE} is inactive, the FDD will not write data to diskettes. For example, if a diskette is formatted with DISFDDWR = 1, after the format command has been executed, messages will be displayed that appear to indicate that the format is complete. If the diskette is removed from the disk drive and inserted again, however, typing the DIR command will reveal that the contents of the diskette have not been modified and the diskette was not actually reformatted.

The reason for this is that as the operating system (e.g., DOS) reads the diskette files, it keeps the files in memory. If there is a write operation, DOS will write data to the diskette and memory simultaneously. When DOS wants to read the diskette, it will first search the files in memory. If DOS finds the file in memory, it will not issue a read command to read the diskette. When DISFDDWR = 1, DOS still writes data to the diskette and memory, but only the data in memory are updated. If a read operation is performed, data are read from memory first, and not from the diskette. The action of removing the diskette from the drive and inserting it again forces the DSKCHG pin active. DOS will then read the contents of the diskette and will show that the contents have not been modified. The same holds true with write commands.

The disable FDD write function allows users to protect diskettes against computer viruses by ensuring that no data are written to the diskette.

SWWP (Bit 4):

- Normal, use WP to determine whether the FDD is write-protected or not
- 1 FDD is always write-protected

Media ID 1 Media ID 0 (Bit 3, 2):

These two bits hold the media ID bit 1, 0 for three mode

Floppy Boot Drive 1 Floppy Boot Drive 0 (bit 1, 0)


These two bits hold the value of floppy boot drive 1 and drive 0 for three mode

7.2.10 Configuration Register 9 (CR9) EFER = 89H, EFIR = 09H

When 89H is loaded into EFER and 09H is loaded into EFIR, the CR9 register can be accessed through EFDR. The bit definitions are as follows:

Publication Release Date: April 1995 Revision A2





Notes:

PRTMODS2 (Bit 7):

This bit and PRTMODS1, PRTMODS0 (bits 3, 2 of CR0) select the operating mode of the W83777. Refer to the descriptions of CR0.

LOCKREG (Bit 6):

This bit enables or disables the reading and writing of all configuration registers.

- 0 Enables the reading and writing of CR0-CRB
- Disables the reading and writing of CR0-CRB (locks W83777F/W83787F extension functions)

EN3MODE (Bit 5):

This bit enables or disables three mode FDD selection. When this bit is high, it enables the read/write 3F3H register.

- 0 Disables 3 mode FDD selection
- 1 Enables 3 mode FDD selection

When three mode FDD function is enabled, the value of RWC depends on bit 5 and bit 4 of TDR(3F3H). The values of RWC and their meaning are shown in Table 7-4.

Table 7-4

BIT 5 OF TDR	BIT 4 OF TDR	RWC	RWC = 0	RWC = 1
0	0	Normal	250K bps	500K bps
0	1	0	1.2 M FDD	X
1	0	1	X	1.4M FDD
1	1	Х	X	X

Bit 4: Reserved.


CHIP ID 3, CHIP ID 2, CHIP ID 1, CHIP ID 0 (Bit 3-0):

These four bits are read-only bits that contain chip identification information. The value is 7H for W83777F and 8H for W83787F during a read.

7.2.11 Configuration Register A (CRA) EFER = 89H, EFIR = 0AH

When 89H is loaded into EFER and 0AH is loaded into EFIR, the CRA register can be accessed through EFDR. The bit definitions are as follows:





Notes:

PFDCACT (Bit 7):

This bit controls whether PFDCEN (pin 41) is active high or low in portable mode.

- 0 PFDCEN is active low
- 1 PFDCEN is active high

PEXTACT (Bit 6):

This bit controls whether PEXTEN (pin 39) is active high or low in portable mode. This pin can also reflect the mode of the parallel port: EXTADP mode, EPP mode, ECP mode, or ECP/EPP mode, or any combination of these modes.

- 0 PEXTEN is active low
- 1 PEXTEN is active high

PDIRHOP (Bit 5):

This bit determines how the state of pin PDBDIR reflects (in all modes) whether the parallel port data bus is input or output.

- 0 If PDBDIR is high, the parallel port data bus direction is input (read);
 - if PDBDIR is low, the parallel port data bus direction is output (write)
- 1 If PDBDIR is high, the parallel port data bus direction is output (write); if PDBDIR is low, the parallel port data bus direction is input (read)

PDCACT (Bit 4):

This bit controls whether the PDCIN pin is active high or low.

- 0 PDCIN is active low
- 1 PDCIN is active high

PEXTADP (Bit 3):

This bit controls whether the PEXTEN pin is active in EXTADP mode.

- 0 PEXTEN is not active in EXTADP mode
- 1 PEXTEN is active in EXTADP mode

PEXTEPP (Bit 2):

This bit controls whether the PEXTEN pin is active in EPP mode.

- 0 PEXTEN is not active in EPP mode
- 1 PEXTEN is active in EPP mode

PEXTECP (Bit 1):

Publication Release Date: April 1995



This bit controls whether the PEXTEN pin is active in ECP mode.

- 0 PEXTEN is not active in ECP mode
- 1 PEXTEN is active in ECP mode


PEXTECPP (Bit 0):

This bit controls whether the PEXTEN pin is active in ECP/EPP mode.

- 0 PEXTEN is not active in ECP/EPP mode
- 1 PEXTEN is active in ECP/EPP mode

7.2.12 Configuration Register B (CRB) EFER = 89H, EFIR = 0BH (W83777F Only)

When 89H is loaded into EFER and 0BH is loaded into EFIR, the CRB register can be accessed through EFDR. The bit definitions are as follows:



Notes:

Bit 7-5: These bits are reserved and are logic 0 during a read.

ENIFCHG (Bit 4):

This bit is active high. When active, it enables host interface mode change, which is determined by IDENT (Bit 3) and MFM (Bit 2).

IDENT (Bit 3):

This bit indicates the type of drive being accessed and changes the level on RWC (pin 87).

- 0 RWC will be active low for high data rates (typically used for 3.5" drives)
- 1 RWC will be active high for high data rates (typically used for 5.25" drives)

When hardware reset or ENIFCHG is a logic 1, IDENT and MFM select one of three interface modes, as shown in Table 7-5.

Table 7-5

IDENT	MFM	INTERFACE	
0	0	Model 30 mode	
0	1	PS/2 mode	
1	0	AT mode	
1	1	AT mode	

MFM (Bit 2):

This bit and IDENT select one of the three interface modes (PS/2 mode, Model 30, or PC/AT mode).





INTVERTZ (Bit 1):

This bit determines the polarity of all FDD interface signals.

0 FDD interface signals are active low

1 FDD interface signals are active high

DRV2EN (Bit 0): PS/2 mode only

When this bit is a logic 0, indicates a second drive is installed and is reflected in status register A.

7.2.12 Bit Map Configuration Registers

Table 7-6

Register	Power-on Reset Value (D7-D0)	D7	D6	D5	D4	D3	D2	D1	DO
CR0	ssss ss00	IDEEN	HADSEL	FDCEN	FADSEL	PRTMODS1	PRTMODS0	APD	IPD
CR1	s0ss ssss	ABCHG	0	PRTAS1	PRTAS0	URBS1	URAS1	URBS0	URAS0
CR2	0000 0000	RA9	RA8	RA7	RA6	RA5	RA4	RA3	CEA
CR3	0011 0000	PRTBEN	GMENL	EPPVER	GMODS	URAS2	URBS2	SUAMIDI	SUBMIDI
CR4	0000 0000	PRTPWD	GMPWD	URAPWD	URBPWD	PRTTRI	GMTRI	URATRI	URBTRI
CR5	0000 0000	0	0	0	0	ECPTHR3	ECPTHR2	ECPTHR1	ECPTHR0
CR6	0000 0000	0	OSCS2	SEL4FDD	FIPURDWN	FDCPWD	IDEPWD	FDCTRI	IDETRI
CR7	0000 0000	FDD D T1	FDD D T0	FDD C T1	FDD C T0	FDD B T1	FDD B T0	FDD A T1	FDD A T
CR8	0000 0000	APDTMS1	APDTMS0	DISFDDWR	SWWP	MEDIA 1	MEDIA 0	BOOT 1	BOOT 0
CR9	s000 dddd	PRTMODS2	LOCKREG	EN3MODE	0	CHIP ID 3	CHIP ID 2	CHIP ID 1	CHIP ID 0
CRA	0001 1111	PFDCACT	PEXTACT	PDIRHISOP	PDCHACT	PEXTADP	PEXTEPP	PEXTECP	PEXTECPP
CRB	0000 0000	0	0	0	ENIFCHG	IDENT	MFM	INVERTZ	DRV2EN

Notes:

- 1. 's' means dependent on power-on setting of pin.
- 2. 'dddd' value is 7h for W83777F, 8h for W83787F.
- 3. Configuration register CRB can be accessed only by W83777F.

8.0 SPECIFICATIONS

8.1 Absolute Maximum Ratings

8.2 DC CHARACTERISTICS

 $(Ta = 0^{\circ} C \text{ to } 70^{\circ} C, VDD = 5V \pm 5\%, Vss = 0V)$

١	$18 = 0 \cdot C \cdot 10 \cdot 70 \cdot C_1 \cdot VDD = 30 \pm 57$	6, VSS = UV)			· · · · · · · · · · · · · · · · · · ·	
	PARAMETER	SYM.	MIN.	MAX.	UNIT	CONDITIONS

Publication Release Date: April 1995

- 85 -

W83777F/W83787F

Input Low Voltage	VIL	-0.3	0.8	V					
Input High Voltage	VIH	2.0	VDD+0.3	V					
Input Leakage Current	luh	2.0	+10	μS	VIN = VDD				
Input Leakage Current	ILIL		-10	· · · · · · · · · · · · · · · · · · ·	VIN = OV				
HOST INTERFACE PINS]		-10	μS	VIIV = UV				
		1	0.4						
Output Low Voltage	Vol		0.4	V	IOL = 12 mA (D0-D7)				
Lance A. I. Carlo Markey					4 mA (other pins)				
Input High Voltage	Vон	2.4	VDD	V	IOH = -12 mA (D0-D7)				
					4 mA (other pins)				
Leakage Current	ILOB		10	μS	VIN = VDD				
Leakage Current	ILOB		-10	μS	VIN = 0V				
DISK INTERFACE INPUT(WP, INDEX, TRKO, RDATA, DSKCHG, WP2, IDX2, TRAK02, RDD2, DCH2)									
Input Hysteresis	Vн	0.25		V					
				RWC, DIR	, STEP, WE, WD, HEAD,				
MOB2, DSB2, RWC2, DI	R2, STEP,	WE2 WE	02, HEAD2)						
Output Low Voltage	Vold		0.4	٧	IOL = 24 mA				
Leakage Current	Ісон		10	μS	VOUT = VDD				
IDE INTERFACE OUTP	UT(CS0-1,	DBENH	, DBENL, RE	ESIDE, IDE	ED7)				
Output Low Voltage	VOLD		0.4	V	IOL = 4 mA				
Leakage Current	Ісон		10	μS	VOUT = VDD				
Leakage Current	Ісон		-10	μS					
UART, PARALLEL INTE	ERFACE	•	·	1	<u> </u>				
Output Voltage	VoL		0.4	V	IOL = 4 mA on all outputs				
	Vон	2.4	VDD	V	IOH = -4 mA on all outputs				
EXTENSION ADAPTER	INTERFAC	E	•		<u> </u>				
Output Low Voltage	VoL		0.4	V	IOL = 12 mA				
Output High Voltage	Vонв	2.4	VDD	V	Iон = -12 mA				
VDD Supply Current	IDD		20	mA					



8.3 AC Characteristics

8.3.1 FDC: Data rate = 1MB/500KB/300KB/250KB/sec. (1MB for W83777F only)

PARAMETER	SYM.	MIN.	TYP. (NOTE 1)	MAX.	UNIT	TEST CONDITIONS
SA9-SA0, AEN, DACK, CS, setup time to IORiõ	TAR	25			nS	
SA9-SA0, AEN, DACK, hold time for IOR;ô	TAR	0			nS	
IOR width	TRR	80			nS	
Data access time from IOR¡õ	TFD			80	nS	CL = 100 pf
Data hold from IOR;õ	Тон	10			nS	CL = 100 pf
SD to from IOR ;ô	TDF	10		50	nS	CL = 100 pf
IRQ delay from IOR ¡ô	TRI			360/570 /675	nS	
SA9-SA0, AEN, DACK, setup time to IOW io	Taw	25			nS	
SA9-SA0, AEN, DACK, hold time for IOW iô	Twa	0			nS	
IOW width	Tww	60			nS	
Data setup time to IOW iô	Tow	60			nS	
Data hold time from IOW iô	Two	0			nS	
IRQ delay from IOW iô	Twi			360/570 /675	nS	
DRQ cycle time	Тмсч	27			μS	
DRQ delay time DACK jõ	Там			50	nS	
DRQ to DACK delay	Тма	0			nS	
DACK width	Таа	260/430 /510			nS	
IOR delay from DRQ	TMR	0			nS	
IOW delay from DRQ	TMW	0			nS	

Publication Release Date: April 1995 Revision A2



8.3 AC Characteristics, FDC continued

PARAMETER	SYM.	MIN.	TYP. (NOTE 1)	MAX.	UNIT	TEST CONDITION S
IOW or IOR response time from DRQ	TMRW		6/12 /20/24		μS	
TC width	Ттс	135/220 /260			nS	
RESET width	TRST	1.8/3/3.5			μS	
INDEX width	TIDX	0.5/0.9 /1.0			μS	
DIR setup time to STEP	TDST	1.0/1.6 /2.0			μS	
DIR hold time from STEP	Тѕто	24/40/48			μS	
STEP pulse width	Тѕтр	6.8/11.5 /13.8	7/11.7 /14	7.2/11.9 /14.2	μS	
STEP cycle width	Tsc	Note 2	Note 2	Note 2	μS	
WD pulse width	Twdd	100/185 /225	125/210 /250	150/235 /275	μS	
Write precompensation	TWPC	100/138 /225	125/210 /250	150/235 /275	μS	

Notes:

- 1. Typical values for $T=25^{\circ}$ C and normal supply voltage.
- 2. Programmable from 2 mS through 32 mS in 2 mS increments.

8.3.2 IDE

PARAMETER	SYMBOL	MAX.	UNIT
CS0, CS1 delay from SA valid	T1	50	nS
DBENL, DBENH delay from AEN, IOCS16, SA	T2	50	nS
IDED7 to D7 delay (read cycle)	T4	50	nS
D7 to IDED7 delay (write cycle)	Т3	50	nS



8.3.3 UART/Parallel Port

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	TEST CONDITIONS
Delay from Stop to Set Interrupt	TSINT	9/16		Baud Rate	
Delay from IOR Reset Interrupt	TRINT		1	μS	100pF Loading
Delay from Initial IRQ Reset to Transmit Start	TIRS	1/16	8/16	Baud Rate	
Delay from to Reset interrupt	THR		175	nS	100pF Loading
Delay from Initial IOW to interrupt	Tsı	9/16	16/16	Baud Rate	
Delay from Stop to Set Interrupt	Тзті		1/2	Baud Rate	
Delay from IOR to Reset Interrupt	TIR		250	nS	100pF Loading
Delay from IOR to Output	Тмwо		200	nS	100pF Loading
Set Interrupt Delay from Modem Input	Тѕім		250	nS	
Reset Interrupt Delay from IOR	TRIM		250	nS	
Interrupt Active Delay	TIAD		25	nS	100pF Loading
Interrupt Inactive Delay	TIID		30	nS	100pF Loading
Baud Divisor	N		2 ¹⁶ -1		100pF Loading

8.3.4 Extension Adapter Mode

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
XRD, XWR Delay from IOR, IOW	tx1			50	nS	
XA<0:2> Delay from SA<0:2>	tx2			50	nS	
XD<0:7> Setup time	tx3	50			nS	
XD<0:7> Hold time	tx4	0			nS	
IRQ & Delay from XIRQ	tx5			50	nS	
DRQX Delay from XDRQ	tx6			50	nS	
XDACK Delay from DACKX	tx7			50	nS	
XTC Delay from TC	tx8			50	nS	

8.3.5 Parallel Port Mode Parameters

Publication Release Date: April 1995



PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT
PD0-7, INDEX, STROBE, AUTOFD Delay from IOW	t1			100	nS
IRQ Delay from ACK, nFAULT	t2			60	nS
IRQ Delay from IOW	t3			105	nS
IRQ Active Low in ECP and EPP Modes	t4	200		300	nS
ERROR Active to IRQ Active	t5			105	nS

8.3.6 EPP Data or Address Read Cycle Timing Parameters

PARAMETER	SYM.	MIN.	MAX.	UNIT
Ax Valid to IOR Asserted	t1	40		nS
IOCHRDY Deasserted to IOR Deasserted	t2	0		nS
IOR Deasserted to Ax Valid	t3	10	10	nS
IOR Deasserted to IOW or IOR Asserted	t4	40		
IOR Asserted to IOCHRDY Asserted	t5	0	24	nS
PD Valid to SD Valid	t6	0	75	nS
IOR Deasserted to SD Hi-Z (Hold Time)	t7	0	40	μS
SD Valid to IOCHRDY Deasserted	t8	0	85	nS
WAIT Deasserted to IOCHRDY Deasserted	t9	60	160	nS
PD Hi-Z to PDBIR Set	t10	0		nS
WRITE Deasserted to IOR Asserted	t13	0		nS
WAIT Asserted to WRITE Deasserted	t14	0	185	nS
WAIT Deasserted to WRITE Modified	t15	60	190	nS
IOR Asserted to PD Hi-Z	t16	0	50	nS
WAIT Asserted to PD Hi-Z	t17	60	180	nS
Command Asserted to PD Valid	t18	0		nS
Command Deasserted to PD Hi-Z	t19	0		nS
WAIT Deasserted to PD Drive	t20	60	190	nS
WRITE Deasserted to Command	t21	1		nS



8.3.6 EPP Data or Address Read Cycle Timing Parameters, continued

PARAMETER	SYM.	MIN.	MAX.	UNIT
PBDIR Set to Command	t22	0	20	nS
PD Hi-Z to Command Asserted	t23	0	30	nS
WAIT Asserted to Command Asserted	t24	0	195	n\$
WAIT Deasserted to Command Deasserted	t25	60	180	nS
Time out	t26	10	12	nS
PD Valid to WAIT Deasserted	t27	0		nS
PD Hi-Z to WAIT Deasserted	t28	0		μS

8.3.7 EPP Data or Address Write Cycle Timing Parameters

PARAMETER	SYM.	MIN.	MAX.	UNIT
Ax Valid to IOW Asserted	t1	40		nS
SD Valid to IOW Asserted	t2	10		nS
IOW Deasserted to Ax Invalid	t3	10		nS
WAIT Deasserted to IOCHRDY Deasserted	t4	0		nS
Command Asserted to WAIT Deasserted	t5	10		nS
IOW Deasserted to IOW or IOR Asserted	t6	40		nS
IOCHRDY Deasserted to IOW Deasserted	t7	0	24	nS
WAIT Asserted to Command Asserted	t8	60	160	nS
IOW Asserted to WAIT Asserted	t9	0	70	nS
PBDIR Low to WRITE Asserted	t10	0		nS
WAIT Asserted to WRITE Asserted	t11	60	185	nS
WAIT Asserted to WRITE Change	t12	60	185	nS
IOW Asserted to PD Valid	t13	0	50	nS
WAIT Asserted to PD Invalid	t14	0		nS
PD Invalid to Command Asserted	t15	10		nS
IOW to Command Asserted	t16	5	35	nS
WAIT Asserted to Command Asserted	t17	60	210	nS
WAIT Deasseted to Command Deasseted	t18	60	190	nS
Command Asserted to WAIT Deasserted	t19	0	10	μS

Publication Release Date: April 1995 Revision A2



8.3.7 EPP Data or Address Write Cycle Timing Parameters, continued

PARAMETER	SYM.	MIN.	MAX.	UNIT
Time out	t20	10	12	μS
Command Deasserted to WAIT Asserted	t21	0		nS
IOW Deasserted to WRITE Deasserted and PD invalid	t22	0		nS

8.3.8 Parallel Port FIFO Timing Parameters

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DATA Valid to nSTROBE Active	t1	600		nS
nSTROBE Active Pulse Width	t2	600		nS
DATA Hold from nSTROBE Inactive	t3	450		nS
BUSY Inactive to PD Inactive	t4	80		nS
BUSY Inactive to nSTROBE Active	t5	680		nS
nSTROBE Active to BUSY Active	t6		500	nS

8.3.9 ECP Parallel Port Forward Timing Parameters

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
nAUTOFD Valid to nSTROBE Asserted	t1	0	60	nS
PD Valid to nSTROBE Asserted	t2	0	60	nS
BUSY Deasserted to nAUTOFD Changed	t3	80	180	nS
BUSY Deasserted to PD Changed	t4	80	180	nS
nSTROBE Deasserted to BUSY Deasserted	t5	0		nS
BUSY Deasserted to nSTROBE Asserted	t6	80	200	nS
nSTROBE Asserted to BUSY Asserted	t7	0		nS
BUSY Asserted to nSTROBE Deasserted	t8	80	180	nS


8.9.10 ECP Parallel Port Reverse Timing Parameters

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
PD Valid to nACK Asserted	t1	0		nS
nAUTOFD Deasserted to PD Changed	t2	0		nS
nAUTOFD Asserted to nACK Asserted	t3	0		nS
nAUTOFD Deasserted to nACK Deasserted	t4	0		nS
nACK Deasserted to nAUTOFD Asserted	t5	80	200	nS
PD Changed to nAUTOFD Deasserted	t6	80	200	nS

9.0 TIMING WAVEFORMS




9.1 FDC




9.2 IDE

Publication Release Date: April 1995 Revision A2






9.3 UART/Parallel



9.3.1 Modem Control Timing









9.4 Parallel Port

9.4.1 Parallel Port Timing






9.4.2 EPP Data or Address Read Cycle (EPP Version 1.9)






9.4.3 EPP Data or Address Write Cycle (EPP Version 1.9)






9.4.4 EPP Data or Address Read Cycle (EPP Version 1.7)






9.4.5 EPP Data or Address Write Cycle (EPP Version 1.7)




9.4.6 Parallel Port FIFO Timing




9.4.7 ECP Parallel Port Forward Timing






9.4.8 ECP Parallel Port Reverse Timing




Publication Release Date: April 1995 Revision A2




9.4.9 Extension Adapter Mode Command Cycle



9.4.10 Extension Adapter Mode Interrupt Cycle




9.4.11 Extension Adapter Mode DMA Cycle






10.0 APPLICATION CIRCUITS

10.1 Parallel Port Extension FDD






10.2 Parallel Port Extension 2FDD




10.3 Parallel Port Joystick Mode






10.4 Four FDD Mode



11.0 PACKAGE DIMENSIONS

(100-pin QFP)



Publication Release Date: April 1995 Revision A2