

PIN DESCRIPTION
Power Pins

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
|---------|--------|-----|-------------|
| 49 | GND | - | Ground |
| 2 | +5V | - | +5V Power |
| 18 | +12V | - | +12V Power |
| 35 | -12V | - | -12V Power |

Line Driver

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
|---------|---------------------------|-----|-----------------|
| 53 | DRIN1 | I | Driver input 1 |
| 54 | DRIN2 | I | Driver input 2 |
| 55 | DRIN3 | I | Driver input 3 |
| 59 | DRIN4 | I | Driver input 4 |
| 60 | DRIN5 | I | Driver input 5 |
| 61 | DRIN6 | I | Driver input 6 |
| 19 | $\overline{\text{DROP1}}$ | O | Driver output 1 |
| 24 | $\overline{\text{DROP2}}$ | O | Driver output 2 |
| 20 | $\overline{\text{DROP3}}$ | O | Driver output 3 |
| 28 | $\overline{\text{DROP4}}$ | O | Driver output 4 |
| 32 | $\overline{\text{DROP5}}$ | O | Driver output 5 |
| 27 | $\overline{\text{DROP6}}$ | O | Driver output 6 |

Line Receiver

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
|---------|--------|-----|------------------|
| 26 | RVIN1 | I | Receiver input 1 |
| 22 | RVIN2 | I | Receiver input 2 |
| 23 | RVIN3 | I | Receiver input 3 |
| 25 | RVIN4 | I | Receiver input 4 |
| 21 | RVIN5 | I | Receiver input 5 |
| 33 | RVIN6 | I | Receiver input 6 |
| 31 | RVIN7 | I | Receiver input 7 |
| 30 | RVIN8 | I | Receiver input 8 |

Line Receiver, continued

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
|---------|----------------------------|-----|--|
| 34 | RVIN9 | I | Receiver input 9 |
| 29 | RVIN10 | I | Receiver input 10 |
| 48 | $\overline{\text{RVOP1}}$ | I/O | During normal operation, this pin works as receiver output #1. During power-on reset, this pin is used to select power-down control (PDC) mode enable level. When $\overline{\text{RVOP1}}$ is set to high at power on, PDC is high active. When $\overline{\text{RVOP1}}$ is set to low at power on, PDC is low active. |
| 50 | $\overline{\text{RVOP2}}$ | O | Receiver output 2 |
| 51 | $\overline{\text{RVOP3}}$ | O | Receiver output 3 |
| 52 | $\overline{\text{RVOP4}}$ | O | Receiver output 4 |
| 55 | $\overline{\text{RVOP5}}$ | O | Receiver output 5 |
| 62 | $\overline{\text{RVOP6}}$ | O | Receiver output 6 |
| 63 | $\overline{\text{RVOP7}}$ | O | Receiver output 7 |
| 64 | $\overline{\text{RVOP8}}$ | O | Receiver output 8 |
| 1 | $\overline{\text{RVOP9}}$ | O | Receiver output 9 |
| 3 | $\overline{\text{RVOP10}}$ | O | Receiver output 10 |

Game Port

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
|---------|--------------------------|-----|---|
| 17 | GPO0 | I/O | Game port RC constant (open drain) |
| 16 | GPO1 | I/O | Game port RC constant (open drain) |
| 37 | GBO0 | I | Game port button input |
| 36 | GBO1 | I | Game port button input |
| 57 | $\overline{\text{GMRD}}$ | I | Game port read This pin is internally OR-gated with $\overline{\text{IORIN}}$, so the game port works even if this pin is connected to game port chip select signal $\overline{\text{GMCS}}$. |
| 58 | $\overline{\text{GMWR}}$ | I | Game port write This pin is internally OR-gated with $\overline{\text{IOWIN}}$, so the game port works even if this pin is connected to game port chip select signal $\overline{\text{GMCS}}$. |


Control Signals

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
|---------|---------------------------|-----|---|
| 6 | MR | I | Master reset signal input |
| 14 | $\overline{\text{IORIN}}$ | I | I/O read signal input (from host system) |
| 15 | $\overline{\text{IOWIN}}$ | I | I/O write signal input (from host system) |
| 4 | $\overline{\text{CS0IN}}$ | I | IDE select signal 0 input (this pin must be pulled high if it is not connected to IDE select signal 0) |
| 5 | $\overline{\text{CS1IN}}$ | I | IDE select signal 1 input (this pin must be pulled high if it is not connected to IDE select signal 1) |
| 39 | $\overline{\text{CS0OP}}$ | O | IDE select signal 0 output |
| 38 | $\overline{\text{CS1OP}}$ | O | IDE select signal 1 output |
| 47 | PDCIN | I | This pin is used to enable/disable the power down function. The active level of this pin depends on how pin $\overline{\text{RVOP1}}$ is programmed at power-on. If $\overline{\text{RVOP1}}$ is set high at power on, for example, then setting PDCIN to high will cause the W83758F to enter power-down mode. |

Data Bus

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
|---------|--------|-----|-------------------|
| 7 | SD0 | I/O | System data bit 0 |
| 8 | SD1 | I/O | System data bit 1 |
| 9 | SD2 | I/O | System data bit 2 |
| 10 | SD3 | I/O | System data bit 3 |
| 11 | SD4 | I/O | System data bit 4 |
| 12 | SD5 | I/O | System data bit 5 |
| 13 | SD6 | I/O | System data bit 6 |
| 46 | ID0 | I/O | IDE data bit 0 |
| 45 | ID1 | I/O | IDE data bit 1 |
| 44 | ID2 | I/O | IDE data bit 2 |
| 43 | ID3 | I/O | IDE data bit 3 |
| 42 | ID4 | I/O | IDE data bit 4 |
| 41 | ID5 | I/O | IDE data bit 5 |
| 40 | ID6 | I/O | IDE data bit 6 |

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Block 74245

The IDE low byte data bits (except for bit 7) are connected to the host data bus via this transceiver. The transceiver is controlled by IORIN to read from the IDE data bus and by IOWIN to write to the bus.

This transceiver also functions as a buffer for reading game port buttons GBO0 and GBO1 and the status of block 556 output signals GPO0' and GPO1' on bits 4, 5, 0, and 1, respectively.

Block 556

This block contains two independent 555-type timing circuits for generating two separate one-shot signals, which may be used to measure the RC inputs of the game port. The GMWR signal is the trigger signal of block 556.

Line Driver Block 1488

This block contains six line drivers that are designed to serve as an interface between data terminal equipment and data communications equipment in conformance with the specifications of EIA standard No. RS-232C. The power requirements are +12V, 0V, and -12V.

Line Receiver Block 1489

This block contains ten line receivers that are designed to serve as an interface between data terminal equipment and data communications equipment in conformance with the specifications of EIA standard no. RS-232C. The power requirements are +12V, 0V, and -12V.

Buffer Block

This block consists of buffers for IDE select signals.

Power-Down Control Mode

When pin PDCIN is set active (active high or low is determined by $\overline{RVOP1}$ at power-on reset), the W83758F enters power-down mode and all output buffers (SD0-SD6, $\overline{RVOP1}$ - $\overline{RVOP10}$, \overline{DROPI} - $\overline{DROPI6}$) enter tri-state to reduce power consumption.

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | | RATING | UNIT |
|-----------------------|--------------|-------------|------|
| Power Supply Voltage | GND, Vcc | -0.3 to 7.0 | V |
| | Vss, VDD | -14 to 14 | |
| Input Voltage | Low Voltage | -0.5 to 7.0 | V |
| | High Voltage | -12 to 12 | |
| Operating Temperature | | 0 to 70 | °C |
| Storage Temperature | | -55 to +150 | °C |

DC CHARACTERISTICS

Ta= 0 to +70° C, Vcc= 5V, VDD= 12V, Vss= -12V, GND= 0V

| PARAMETER | SYMBOL | MIN. | MAX. | NOTES |
|--------------------|------------------------|--------|----------|--|
| Input low voltage | V _{IL} (TTL) | -0.3V | +0.6V | MR, \overline{GMRD} , \overline{GMWR} , \overline{IORIN} , \overline{IOWIN} , CS0IN, CS1IN |
| Input high voltage | V _{IH} (TTL) | +2.4V | Vcc+0.3V | MR, \overline{GMRD} , \overline{GMWR} , \overline{IORIN} , \overline{IOWIN} , CS0IN, CS1IN |
| Input low voltage | V _{IL} (CMOS) | -0.3V | 0.2 Vcc | DRIN1-6, GBO0, GBO1, GPO0, GPO1, SD0-6, PDCIN, ID0-6 |
| Input high voltage | V _{IH} (CMOS) | +3.9 V | Vcc+0.3V | DRIN1-6, GBO0, GBO1, GPO0, GPO1, SD0-6, PDCIN, ID0-6 |
| Input low voltage | V _{IL} (HI-V) | Vss | GND | RVIN1-10 |
| Input high voltage | V _{IH} (HI-V) | 2V | VDD | RVIN1-10 |
| Output low voltage | VOL | - | 0.4V | $\overline{CS0OP}$, $\overline{CS1OP}$, $\overline{RVOP1-10}$ |

DC characteristics, continued


| PARAMETER | SYMBOL | MIN. | MAX. | NOTES |
|---------------------|------------------------|-----------------|-----------------|---|
| Output high voltage | V _{OH} | +2.4V | - | $\overline{CS0OP}$, $\overline{CS1OP}$, $\overline{RVOP1-10}$ |
| Output low voltage | V _{OL} (HI-V) | V _{SS} | -2V | $\overline{DROPI-6}$ |
| Output high voltage | V _{OH} (HI-V) | +2V | V _{DD} | $\overline{DROPI-6}$ |

| SYMBOL | CURRENT LEVEL | | | | | |
|---|---------------|-----------|--------|--------|-------|-------|
| | MAX. | | MIN. | | TYP. | |
| | IIL | IIH | IOL | IOH | IOL | IOH |
| MR | -20 μ A | 3 μ A | - | - | - | - |
| $\overline{CS0IN}$, $\overline{CS1IN}$ | -20 μ A | 3 μ A | - | - | - | - |
| \overline{IOWIN} , \overline{IORIN} | -20 μ A | 3 μ A | - | - | - | - |
| PDCIN | -20 μ A | 3 μ A | - | - | - | - |
| \overline{GMWR} , \overline{GMRD} | -20 μ A | 3 μ A | - | - | - | - |
| GBO0, GBO1 | -20 μ A | 3 μ A | - | - | - | - |
| RVIN1-10 | -1mA | 3 μ A | - | - | - | - |
| GPO0, GPO1 | - | - | 1.5 mA | - | 2 mA | - |
| $\overline{CS0OP}$, $\overline{CS1OP}$ | - | - | 7mA | 5.5 mA | 10 mA | 9 mA |
| ID0-6 | - | - | 7mA | 5.5 mA | 11mA | 9 mA |
| SD0-6 | - | - | 7mA | 5 mA | 10 mA | 8 mA |
| $\overline{RVOP1-10}$ | - | - | 2 mA | 2 mA | 3 mA | 3 mA |
| $\overline{DROPI-6}$ | - | - | 10 mA | 10 mA | 18 mA | 18 mA |

AC CHARACTERISTICS


| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|-----------|--|------|------|------|------|
| 1488 tpLH | DRIN1-6 | - | 60 | 90 | nS |
| 1488 tpHL | $\overline{\text{DROP}}1-6$ | - | 60 | 90 | nS |
| 1489 tpLH | RVIN1-10 | - | 60 | 90 | nS |
| 1489 tpHL | $\overline{\text{RVOP}}1-10$ | - | 60 | 90 | nS |
| tpLH | MR | - | 50 | 70 | nS |
| tpLH | $\overline{\text{CS0IN}}, \overline{\text{CS1IN}}, \overline{\text{IORIN}}, \overline{\text{IOWIN}}$ | - | 70 | 120 | nS |
| tpHL | $\overline{\text{CS0OP}}, \overline{\text{CS1OP}}$ | - | 70 | 120 | nS |
| tD | SD0-6 | - | 90 | 120 | nS |
| tisLH | ID to SD | - | 80 | 130 | nS |
| tisHL | ID to SD | - | 60 | 110 | nS |
| tsiLH | SD to ID | - | 60 | 110 | nS |
| tsiHL | SD to ID | - | 45 | 95 | nS |

TMING WAVEFORMS




Timing waveforms, continued

Timer Timing




IDE Buffer Timing


SD to ID




ID to SD




APPLICATION CIRCUIT




Application circuit, continued



Application circuit, continued




Application circuit, continued



PACKAGE DIMENSIONS

68-pin QFP





CORPORATE HEADQUARTERS:

NO. 4, Creation Rd. III
Science-Based Industrial Park
Hsinchu, Taiwan, R.O.C.
TEL: 886-35-770066
FAX: 886-35-789467

Winbond Electronics (H.K.) Ltd.

Rm. 803 World Trade Square, Tower II,
123 Hoi Bun Road, Kwun Tong,
Kowloon, Hong Kong
TEL: 852-751-6023-7
FAX: 852-755-2064

Winbond Electronics North America Corp

90 West Plumeric Drive
San Jose, CA 95134
U.S.A.
TEL: 1-408-943-6666
FAX: 1-408-943-6668

TAIPEI SALES OFFICE:

11F, No. 115, Sec. 3, Min Sheng E. Rd.
Taipei, Taiwan, R.O.C.
TEL: 886-2-719-0505
FAX: 886-2-719-7502
TLX: 16485 WINTPE

Note: All data and specifications are subject to change without notice.