

Apollo Pro133T Chipset

VT82C694T
Single-Chip North Bridge
with 133 / 100 / 66 MHz Front Side Bus
for VIA C3 and Intel Celeron,
Pentium III and Pentium III-M (Tualatin) CPUs
with AGP 4x and PCI
plus Advanced ECC Memory Controller
supporting PC133 / PC100 SDRAM
for Desktop and Mobile PC Systems

Revision 1.0 January 7, 2002

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 2001, 2002 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT82C686B, VT82C694T, Super South, and Apollo Pro133T may only be used to identify products of VIA Technologies.

VIA C3[™] is a registered trademark of VIA Technologies, Inc.

AMD-K6™ and Athlon™ are registered trademarks of Advanced Micro Devices Corp.

Pentium™, P54C™, P55C™, and MMX™ are registered trademarks of Intel Corp.

PS/2™ is a registered trademark of International Business Machines Corp.

Windows 95[™], Windows 98[™], and Plug and Play[™] are registered trademarks of Microsoft Corp.

PCI™ is a registered trademark of the PCI Special Interest Group.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

USA Office:

440 Mission Court, Suite 220 Fremont, CA 94539

Tiemoni, CA 94339

USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654

Taipei Office:

8th Floor, No. 533

Chung-Cheng Road, Hsin-Tien

Taipei, Taiwan ROC

Tel: (886-2) 2218-5452

Fax: (886-2) 2218-5453

Online Services:

Home Page: http://www.via.com.tw (Taiwan) –or- http://www.viatech.com (USA)

FTP Server: ftp.via.com.tw (Taiwan)

BBS: 886-2-2185208



REVISION HISTORY

Document Release	Date	Revision	Initials
1.0	1/7/02	Initial 1.0 release (same as review rev 0.41 with confidential watermark removed)	DH



TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	П
LIST OF FIGURES	III
LIST OF TABLES	IV
PRODUCT FEATURES	1
OVERVIEW	4
PINOUTS	6
PIN DESCRIPTIONS	
REGISTERS	18
REGISTER OVERVIEW	18
MISCELLANEOUS I/O	21
CONFIGURATION SPACE I/O	21
REGISTER DESCRIPTIONS	
Device 0 Header Registers - Host Bridge	
Device 0 Configuration Registers - Host Bridge	
Host CPU Control	24
DRAM Control	
PCI Bus Control	
GART / Graphics Aperture Control	
AGP Control	
Device 1 Header Registers - PCI-to-PCI Bridge	41
Device 1 Configuration Registers - PCI-to-PCI Bridge	
AGP Bus Control	43
ELECTRICAL SPECIFICATIONS	46
ABSOLUTE MAXIMUM RATINGS	46
DC CHARACTERISTICS	46
POWER CHARACTERISTICS	46
AC TIMING SPECIFICATIONS	47
MECHANICAL SDECIFICATIONS	19



LIST OF FIGURES

FIGURE 1.	APOLLO PRO133T CHIPSET SYSTEM BLOCK DIAGRAM	4
FIGURE 2.	VT82C694T BALL DIAGRAM (TOP VIEW)	(
FIGURE 3.	GRAPHICS APERTURE ADDRESS TRANSLATION3	(
FIGURE 4.	MECHANICAL SPECIFICATIONS - 520-PIN BALL GRID ARRAY PACKAGE	5



LIST OF TABLES

TABLE 1. <u>VT82C694T</u> PIN LIST (<u>NUMERICAL</u> ORDER)	7
TABLE 2. VT82C694T PIN LIST (ALPHABETICAL ORDER)	8
TABLE 3. VT82C694T PIN DESCRIPTIONS	9
TABLE 4. VT82C694T REGISTERS	
TABLE 5. SYSTEM MEMORY MAP	26
TABLE 6. MEMORY ADDRESS MAPPING TABLE	
TABLE 7. VGA/MDA MEMORY/IO REDIRECTION	43
TABLE 8. AC TIMING MIN / MAX CONDITIONS	
TABLE 9. AC TIMING – HOST CPU INTERFACE	
TABLE 10. AC TIMING – DRAM INTERFACE	



Apollo Pro133T Chipset

VT82C694T

Single-Chip North Bridge with 133 / 100 / 66 MHz Front Side Bus

for VIA C3 and Intel Celeron, Pentium III, & Pentium III-M (Tualatin) CPUs with AGP 4x and PCI

plus Advanced ECC Memory Controller supporting PC133 / PC100 SDRAM for Desktop and Mobile PC Systems

PRODUCT FEATURES

• AGP / PCI / ISA Mobile and Deep Green PC Ready

- GTL+ compliant host bus supports write-combine cycles
- Supports separately powered 3.3V (5V tolerant) interface to system memory, AGP, and PCI bus
- Modular power management and clock control for mobile system applications
- Combine with VIA VT82C686B south bridge chip for state-of-the-art system power management

• High Integration

- Single chip implementation for 64-bit CPU, 64-bit system memory, 32-bit PCI and 32-bit AGP interfaces
- Apollo Pro133T Chipset: VT82C694T system controller and VT82C686B PCI to ISA bridge
- Chipset includes UltraDMA-33/66/100 EIDE, 4 USB ports, Integrated Super-I/O, AC97 / MC97 link (for Audio and Modem support), Hardware Monitoring, Power Management, and Keyboard / PS2-Mouse Interfaces plus RTC / CMOS on chip

• High Performance CPU Interface

- Supports Socket-370 VIA C3[™] and Intel Celeron[™], Pentium III[™] & Pentium III-M[™] (Tualatin) processors
- 133 / 100 / 66 MHz CPU Front Side Bus (FSB)
- Built-in PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (four In-Order Queue (IOQ) plus one input latch)
- Supports WC (Write Combining) cycles
- Dynamic deferred transaction support
- Sleep mode support
- System management interrupt, memory remap and STPCLK mechanism



• Full Featured Accelerated Graphics Port (AGP) Controller

Synchronous and pseudo-synchronous with the host CPU bus with optimal skew control

<u>PCI</u>	<u>AGP</u>	<u>CPU</u>	<u>Mode</u>
33 MHz	66 MHz	133 MHz	4x synchronous
33 MHz	66 MHz	100 MHz	3x synchronous
33 MHz	66 MHz	66 MHz	2x synchronous

- AGP v2.0 compliant
- Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
- Supports 266 MHz 4x mode for AD and SBA signaling
- Pipelined split-transaction long-burst transfers up to 1GB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (256 bytes)
- Sixteen level (quadwords) write data FIFO (128 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands
- Graphics Address Relocation Table (GART)
 - One level TLB structure
 - Sixteen entry fully associative page table
 - LRU replacement scheme
 - Independent GART lookup control for host / AGP / PCI master accesses
- Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support

• Concurrent PCI Bus Controller

- PCI buses are synchronous / pseudo-synchronous to host CPU bus
- 33 MHz operation on the primary PCI bus
- 66 MHz PCI operation on the AGP bus
- PCI-to-PCI bridge configuration on the 66MHz PCI bus
- Supports up to five PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec
- PCI master snoop ahead and snoop filtering
- Two lines of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Read caching for PCI master reading DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs



• Advanced High-Performance DRAM Controller

- DRAM interface synchronous with host CPU (66/100/133 MHz) or AGP (66MHz) for most flexible configuration
- DRAM interface may be <u>faster</u> than CPU by 33 MHz to allow use of PC100 memory modules with 66MHz Celeron or use of PC133 with 100MHz Pentium II or Pentium III
- DRAM interface may be <u>slower</u> than CPU by 33 MHz to allow use of older memory modules with newer CPUs (e.g., PC66 memory modules with 100 MHz Pentium II or Pentium III)
- Concurrent CPU, AGP, and PCI access
- Different DRAM types may be used in mixed combinations
- Different DRAM timing for each bank
- Dynamic Clock Enable (CKE) control for SDRAM power reduction in high speed systems
- Mixed 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs
- Pinouts support 8 banks up to 2 GB DRAMs (256Mb DRAM technology) at 100 MHz
 (PC133 specifications, however, recommend a limit of 3 DIMMs or 6 banks at 133 MHz for 1.5 GB max memory)
- Flexible row and column addresses
- 64-bit data width only
- 3.3V DRAM interface with 5V-tolerant inputs
- Programmable I/O drive capability for MA, command, and MD signals
- Dual copies of MA signals for improved drive
- Optional bank-by-bank ECC (single-bit error correction and multi-bit error detection)
 or EC (error checking only) for DRAM integrity
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support
- Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
- Independent SDRAM control for each bank
- Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU to DRAM write buffers
- Four cache lines of CPU to DRAM read prefetch buffers
- Read around write capability for non-stalled CPU read
- Speculative DRAM read before snoop result
- Burst read and write operation
- x-2-2-2-2-2 back-to-back accesses for EDO DRAM from CPU or from DRAM controller
- x-1-1-1-1-1 back-to-back accesses for SDRAM
- BIOS shadow at 16KB increment
- Decoupled and burst DRAM refresh with staggered RAS timing
- CAS before RAS or self refresh

Advanced System Power Management Support

- Dynamic power down of SDRAM (CKE)
- Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
- PCI and AGP bus clock run and clock generator control
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and Self-Refresh operation
- SDRAM self-refresh power down
- 8 bytes of BIOS scratch registers
- Low-leakage I/O pads
- Built-in NAND-tree pin scan test capability
- 3.3V, 0.35um, high speed / low power CMOS process
- 35 x 35 mm, 520 pin BGA Package



OVERVIEW

The *Apollo Pro133T* is a high performance, cost-effective and energy efficient chip set for the implementation of AGP / PCI / ISA desktop personal computer systems with 133 MHz, 100 MHz and 66 MHz front side bus (FSB) frequencies based on 64-bit Socket-370 VIA C3 and Intel Celeron, Pentium III, and Pentium III-M (Tualatin) super-scalar processors.




Figure 1. Apollo Pro133T Chipset System Block Diagram

The **Apollo Pro133T** chip set consists of the **VT82C694T** system controller (520 pin BGA) and the **VT82C686B** PCI to ISA bridge (352 pin BGA). The system controller provides superior performance between the CPU, DRAM, AGP bus, and PCI bus with pipelined, burst, and concurrent operation.

The VT82C694T supports eight banks of DRAMs up to 1.5GB. The DRAM controller supports standard Fast Page Mode (FPM) DRAM, EDO-DRAM, Synchronous DRAM (SDRAM) and Virtual Channel SDRAM (VC SDRAM), in a flexible mix / match manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 66/100/133 MHz. The eight banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability separately selectable on a bank-by-bank basis. The DRAM controller can run at either the host CPU bus frequency (66 /100 /133 MHz) or at the AGP bus frequency (66 MHz) with built-in PLL timing control.

The VT82C694T system controller also supports full AGP v2.0 capability for maximum bus utilization including 2x and 4x mode transfers, SBA (SideBand Addressing), Flush/Fence commands, and pipelined grants. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU / AGP / PCI remapping control is also provided for operation under protected mode operating environments. Both Windows-95 VXD and Windows-98 / NT5 miniport drivers are supported for interoperability with major AGP-based 3D and DVD-capable multimedia accelerators.

The VT82C694T supports two 32-bit 3.3 / 5V system buses (one AGP and one PCI) that are synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five



levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

The 352-pin Ball Grid Array VT82C686B PCI to ISA bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT82C686B also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-33/66/100 for 33/66/100 MB/sec transfer rate, integrated USB interface with root hub and four function ports with built-in physical layer transceivers, Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface. The VT82C686B also includes an AC97 / MC97 link for interface to external audio and modem codecs, and all "Super-I/O" functions (serial ports, parallel port, and floppy drive interface and game port).

For sophisticated power management, the Apollo Pro133T provides independent clock stop control for the CPU / SDRAM, PCI, and AGP buses and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT82C686B south bridge chip, a complete power conscious PC main board can be implemented with no external TTLs.

The Apollo Pro133T chipset is ideal for high performance, high quality, high energy efficient and high integration desktop and notebook $AGP \ / \ PCI \ / \ ISA$ computer systems.



PINOUTS Figure 2. VT82C694T Ball Diagram (Top View)

Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND	AD20	REQ0#	AD25	AD29	RESET#	HD56#	HD62#	HD55#	HD54#	HD49#	HD47#	HD40#	GND	HD33#	HD31#	HD27#	HD19#	HD20#	HD10#	HD6#	HD3#	HA29#	HA24#	HA22#	GND
В	VCC	PCLK	AD22	AD27	AD28	PREQ#	HD50#	HD61#	HD63#	HD53#	HD48#	HD42#	HD36#	HD43#	HD32#	HD29#	HD25#	HD21#	HD18#	HD12#	HD8#	HD0#	CPU RST#	HA27#	HA20#	BREQ n#
C	AD19	VCC	AD21	CBE3#	GND	AD31	REQ1#	HD52#	GND	HD60#	HD59#	HD51#	HD44#	HD37#	HD28#	HD26#	HD22#	GND	HD17#	HD7#	HD5#	GND	HA26#	HA28#	HA23#	HA21#
D	AD16	AD18	AD17	AD23	AD26	PGNT#	GNT1#	REQ3#	HD58#	REQ4#	HD46#	HD41#	HD39#	HD34#	HD35#	HD30#	HD24#	HD16#	HD15#	HD14#	HD4#	HD1#	HA31#	HA25#	HA18#	HA19#
E	FRM#	IRDY#	GND	CBE2#	AD24	AD30	GNT0#	GNT3#	GNT4#	GNT2#	HD57#	GND	HD45#	HD38#	GND	GTL RFF	HD23#	HD13#	HD11#	HD9#	HD2#	HA30#	HA15#	GND	HA17#	HA16#
F	SERR#	LOCK#	DEV SFI #	STOP#	TRDY#	GND	VCC	GND	VCC	REQ2#	VTT	VTT	VCC	VCC	VTT	VTT	VTT	VCC	GND	VCC	GND	HA11#	HA12#	HA13#	HA14#	HA8#
G	AD13	AD14	CBE1#	AD15	PAR	VCC	G7	8	9	10	11	12	13	14	15	16	17	18	19	G20	VCC	HA10#	HA5#	HA7#	HA3#	HA9#
Н	AD8	AD7	AD10	AD12	AD11	GND	Н							•	CPU	Pins				Н	GND	HA4#	HA6#	BNR#	H TRDV#	BPRI#
J	AD5	AD6	GND	CBE0#	AD9	VCC	J		PCI					•			J	VTT		J	VCC	HREQ n#	HREQ 1#	GND	HREQ 4#	DEFER #
K	GND	AD1	AD3	AD2	AD4	AD0	GND	K	Pins	K10	11	12	13	14	15	16	K17	VTT		K	ADS#	HLOCK #	DRDY#	HREQ 2#	HREQ 3#	RS0#
L	ST1	SBA0	GGNT#	ST0	GREQ#	VCCQ	VCCQ	L	<u> </u>	L	VCC	GND	VCC	VCC	GND	VCC	L	VTT		L	VTT	HITM#	DBSY#	HIT#	RS2#	RS1#
M	SBA2	SBA1	GPIPE#	ST2	SBS#	GWBF#	M			M	GND	VCC	GND	GND	VCC	GND	M		•	M	GND	GNDA	GTL RFF	VTT	TEST INI#	CPU RSTD#
N	AGP REF	SBA3	SBS	GCLKO	GCLK	GRBF#	GND	N		N	VCC	GND	GND	GND	GND	VCC	N			N	VCC	VCCA	HCLK	GND	MD63	VCC
P	SBA7	SBA6	GND	SBA4	SBA5	GD30	GND	P		P	VCC	GND	GND	GND	GND	VCC	P			!	P	GND	MD62	MD30	MD31	GND
R	GD31	GD29	VCCQ	GD27	GD24	VCCQ	VCCQ	R		R	GND	VCC	GND	GND	VCC	GND	R				R	GND	MD28	MD60	MD61	MD29
Т	GD26	GD23	GBE3#	GD20	GDS1#	GDS1	T			T	VCC	GND	VCC	VCC	GND	VCC	T				T	MD57	MD58	MD25	MD26	MD59
U	GD22	GD25	GD19	GD18	GDS0#	GND	GNDA	U	AGP	U10	11	12	13	14	15	16	U17		DRAM	U	MD27	MD22	MD56	MD55	MD23	MD24
v	GD17	GD16	GD28	G STOP#	GBE2#	VCCA	V		Pins										Pins	v	VCC	MD19	MD20	GND	MD21	MD54
W	GD21	G FRM#	GI RDV#	GD15	GDEV SFI #	VCCQ	W7	8		1								ļ		W	GNDA	MD18	MD50	MD51	MD53	MD52
Y	GPAR	GT RDV#	GND	GBE1#	GDS0	GND	GND	GND	9	10	11	12					17	18	19	Y20	VCCA	MECC3	MD16	MD48	MD49	MD17
AA	GD13	GD12	VCCQ	GD11	GD9	GND	VCCQ	GND	VCC	MECC5	VSUS	SUST#	13	14	15	16	SRAS R#	VCC	GND	VCC	GND	DQM A ^{2#}	MECC6	DQM A³#	MECC2	MECC7
AB	GD8	GD10	GBE0#	GD7	GD0	MD2	MD37	MD40	MD41	MD44	MD14	GND	SCAS R#	CS An#	GND	MA A1	MA R3#	MA R6#	MA R7#	MA R10	DCLK O	DCKR/ MAA14	CS R5#	GND	GND	DQM A ^{7#}
AC	GD6	GD4	GD5	GND	MD0	MD3	MD38	MD7	MD42	MD45	MD15	SWEB#	DQM A5#	DQM A1#	CS A3#	MA B1#	MA A3	MA A7	MA A8	MA B9#	MA A12	CKE0	CKE4	CS B3#	DQM A6#	CS B4#
AD	GD14	GD3	GD2	VCC	GND	MD35	MD5	MD8	GND	MD12	MD47	MECC1	DQM A ^{4#}	DQM R1#	CS A ^{4#}	MA R0#	MA R2#	GND	MA R5#	MA A10	MA R12#	GND	CKE3	CS R1#	DCLK W/R	CS R2#
AE	GD1	VCCQ	WSC#	MD33	MD1	MD36	MD6	MD10	MD43	MD13	MECC4	SWEA#	DQM R5#	DQM An#	CS A2#	CS A5#	MA A?	MA R4#	MA A5	MA A ⁹	MA R11#	MA R14#	GND	CKE2	CS R0#	VCC
AF	GND	PCOMP	PWR OK	MD32	MD34	MD4	MD39	MD9	MD11	MD46	MECC0	SCAS A#	GND	VCC	CS A ^{1#}	SRAS A#	MA An	MA A ⁴	MA A6	MA R®#	MA A ¹¹	MA R13#	CKE1	CKE5	MA A13	GND



Table 1. VT82C694T Pin List (Numerical Order)

Pin#		Pin Name	Pin#		Pin Name	Pin#	lbic	Pin Name	Pin #		Pin Name	Pin#		Pin Names	Pin#		Pin Name
A01	P	GND	D04	Ю	AD23	G21	P	VCC	N24	P	GND	Y07	P	GND	AC26	0	CSB4# / RASB4#
	Ю	AD20	D05	IO	AD26	G22	Ю	HA10#	N25		MD63	Y08	P	GND	AD01		
A03		REQ0#	D06	О	PGNT#	G23	Ю	HA05#	N26	P	VCC	Y21	P	VCCA	AD02	Ю	GD03
A04	IO	AD25	D07	O	GNT1#	G24	Ю	HA07#	P01	I	SBA7	Y22	Ю	MECC3	AD03	Ю	GD02
	IO	AD29	D08	I	REQ3#	G25	IO	HA03#	P02	I	SBA6	Y23	IO	MD16	AD04	P	GD02 VCCQQ GNDQQ
A06	I	RESET#	D09		HD58#	G26		HA09#	P03	P	GND SDA4	Y24	IO	MD48 MD49	AD05	P	GNDQQ MD25
A07 A08	10	HD56# HD62# HD55# HD54#	D10 D11	I IO	REQ4# HD46#	H01 H02	IO IO	AD08 AD07	P04 P05	I I	SBA4 SBA5	Y25 Y26	IO IO	MD49 MD17	AD06 AD07	IO IO	
A08 A09	IO	HD55#	D11		HD40# HD41#	H03	IO	AD10	P05 P06		GD30	AA01	IO	GD13	AD07	IO	
A10	IO	HD54#	D12		HD39#	H04	IO	AD10 AD12	P07	P	GND	AA01	Ю	GD12	AD08	P	GND
A11	Ю	HD49#	D14		HD34#	H05	Ю	AD11	P22	P	GND	AA03	I	VCCQ GD11	AD10	Ю	MD12
A12	IO	HD49# HD47#	D15		HD35#	H06	P	GND	P23		MD62	AA04	Ю	GD11	AD11	Ю	MD47
A13	IO	HD40#	D16		HD30#	H21	P	GND	P24		MD30	AA05	IO	GD09	AD12		MECC1
A14	P	GND	D17		HD24#	H22	IO	HA04#	P25		MD31	AA06	P	GND	AD13	0	DQMA4 / CASA4#
A15 A16	IO	HD33#	D18 D19		HD16# HD15#	H23 H24		HA06# BNR#	P26 R01	P IO	GND GD31	AA07 AA08	I P	VCCQ GND	AD14 AD15	0	DQMB1 / CASB1# CSA4# / RASA4#
A17	IO	HD31# HD27#	D20		HD14#	H25	Ю	HTRDY#	R02		GD31 GD29	AA09	P	VCC	AD16	ŏ	MAB0#
A18	IO	HD19#	D21		HD04#	H26	Ю	BPRI#	R03		VCCQ	AA10	Ю	MECC5	AD17	ō	MAB0# MAB2#
A19	IO	HD20#	D22	Ю	HD01#	J01	Ю	AD05	R04	Ю	GD27	AA11	P	VSUS SUST# SRASB#	AD18	P	GND
A20	Ю	HD10# HD06#	D23	IO	HA31#	J02	Ю	AD06	R05	Ю	GD24	AA12	I	SUST#	AD19	О	MAB5# / strap
A21	IO	HD06#	D24		HA25#	J03	P	GND	R06	P	VCCQ	AA17	0	SRASB#	AD20	o	MAA10
A22	10	HD03#	D25	10	HA18#	J04	IO	CBE0#	R07		VCCQ	AA18	P	VCC	AD21	O	MAB12# / strap
		HA29# HA24#	D26 E01		HA19# FRAME#	J05 J06	IO P	AD09 VCC	R22 R23		GND MD28	AA19 AA20	P P	GND VCC	AD22 AD23	P	GND CKE3 / CSB7#
		HA22#	E01	IO	IRDY#	J18	P	VTT	R23		MD60	AA21	P	GND	AD23 AD24	ő	CSB1# / RASB1#
A26		GND	E03	P	GND	J21	P	VCC	R25		MD61	AA22	Ō	DQMA2 / CASA2#	AD25	Ι	DCLKWR
B01		VCC	E04	IO	CBE2#	J22	Ю	HREQ0#	R26	IO	MD29	AA23	IO	DQMA2 / CASA2# MECC6	AD26	О	CSB2# / RASB2#
B02	I	PCLK	E05		AD24	J23	Ю	HREQ1#	T01	Ю	GD26	AA24	Ω	DOMA3 / CASA3#	AE01		GD01
	IO	AD22	E06	IO	AD30	J24	P	GND	T02		GD23	AA25	IO	MECC2 MECC7	AE02	P	VCCQ WSC#
	IO	AD27	E07 E08	0	GNT0#	J25		HREQ4# DEFER#	T03 T04		GBE3#	AA26	10	MECC7 GD08	AE03	0	
B05 B06	IO I	ADZ8 PREO#	E08 E09	0	GNT3# GNT4#	J26 K01	IO P	GND	T05		GD20 GDS1#	AB01 AB02	IO IO	GD08	AE04 AE05	IO IO	
	IO	AD28 PREQ# HD50#	E10	ŏ	GNT2#	K01	IO	AD01	T06		GDS1# GDS1	AB03	Ю	GD10 GBE0#	AE06	IO	
B08	IO I	HD61#	E11		HD57#	K03	IO	AD03	T22		MD57	AB04	IO	GD07	AE07	IO	MD06
B09	IO	HD63#	E12	P	GND	K04	Ю	AD02	T23		MD58	AB05	Ю	GD00 MD02	AE08	Ю	MD10
B10	IO	HD63# HD53# HD48#	E13		HD45#	K05	IO	AD04	T24		MD25	AB06	IO	MD02	AE09	IO	
B11	IO	HD48#	E14		HD38#	K06	IO	AD00	T25		MD26	AB07	IO	MD37	AE10	IO	
B12	10	HD42#	E15	P	GND	K07	P P	GND	T26 U01	IO	MD59 GD22	AB08	10	MD40 MD41	AE11 AE12	IO	
B13 B14	IO	HD43#	E16 E17	IO	GTLREF HD23#	K18 K21	IO	VTT ADS#	U02		GD22 GD25	AB09 AB10	IO	MD41 MD44	AE12 AE13	0	SWEA# / MWEA# DQMB5 / CASB5#
B15	IO	HD42# HD36# HD43# HD32# HD29# HD25# HD21#	E18		HD13#	K22	I	ADS# HLOCK#	U03		GD19	AB11	IO	MD14	AE14	ŏ	DQMA0 / CASA0#
B16	Ю	HD29#	E19		HD11#	K23	Ю	DRDY# HREQ2#	U04	Ю	GD18	AB12	P	GND	AE15	O	CSA2# / RASA2#
B17	IO	HD25#	E20		HD09#	K24	Ю	HREQ2#	U05	IO	GDS0#	AB13	О	SCASB#	AE16	О	CSA5# / RASA5#
B18	IO	HD21#	E21		HD02#	K25	Ю	HREQ3#	U06	P	GND	AB14	0	CSA0# / RASA0#	AE17	0	MAA2
B19	IO	HD18# HD12#	E22		HA30#	K26		RS0#	U07	P	GNDA MD27	AB15	P	GND	AE18	0	MAB4#
B20 B21	10	HD08#	E23 E24	P	HA15# GND	L01 L02	O	ST1 SBA0	U21 U22		MD27 MD22	AB16 AB17	0	MAA1 MAB3#	AE19 AE20	0	MAA5 MAA9
B22	IO	HD08# HD00# CPURST#	E25		HA17#	L02	o	GGNT#	U23		MD56	AB18	ŏ	MAB6# / strap	AE21	ŏ	MAB11# / strap
B23	O	CPURST#	E26		HA16#	L04	ŏ	ST0	U24		MD55	AB19	ŏ	MAB7# / strap	AE22	ŏ	MAB14#
B24	Ю	HA27#	F01			L05	I	GREQ#	U25	Ю	MD23	AB20	О	MAB10 / strap	AE23	P	GND
	IO	HA20#	F02		LOCK#	L06	I	VCCQ	U26		MD24	AB21	O	DCLKO	AE24	0	CKE2 / CSB6#
B26		BREQ0#	F03		DEVSEL#	L07	P	VCCO	V01		GD17	AB22	0	MAA14/DCLKRD	AE25	0	CSB0# / RASB0#
C01 C02	IO P	AD19 VCC	F04 F05	IO	STOP# TRDY#	L18 L21	P P	VTT VTT	V02 V03		GD16 GD28	AB23 AB24	O P	CSB5# / RASB5# GND	AE26 AF01	P	VCC GND
C02	IO	AD21	F06		GND	L21	I	HITM#	V03 V04	IO	GD28 GSTOP#	AB24 AB25	P	GND	AF01 AF02	I	PCOMP
	IO	CBE3#	F07	P	VCC	L23		DBSY#		IO	GBE2#	AB26	Ō	DQMA7 / CASA7#	AF03		PWROK
C05	P	GND	F08	P	GND	L24	Ю	HIT#	V06	P	VCCA	AC01	Ю	GD06	AF04	Ю	MD32
C06	IO	AD31	F09	P	VCC	L25		RS2#	V21	P	VCC	AC02					MD34
C07		REQ1#	F10	I	REQ2#	L26		RS1#	V22		MD19	AC03			AF06		MD04
		HD52#	F11	P	VTT	M01	I	SBA2	V23		MD20	AC04		GND MD00	AF07		MD39
C09 C10		GND HD60#	F12 F13	P P	VTT VCC	M02 M03	I	SBA1 GPIPE#	V24 V25		GND MD21			MD00 MD03	AF08 AF09		MD09 MD11
		HD59#	F13		VCC	M04	O	ST2	V25 V26		MD54			MD38	AF10		MD46
		HD51#	F15		VTT	M05	I	SBS#	W01		GD21			MD07	AF11		MECC0
C13	IO	HD44#	F16	P	VTT	M06	Ι	GWBF#	W02	Ю	GFRM#	AC09	Ю	MD42	AF12		SCASA#
		HD37#	F17	P	VTT	M21	P	GND	W03		GIRDY#			MD45	AF13	P	GND
		HD28#	F18		VCC	M22	P	GNDA	W04		GD15			MD15	AF14	P	VCC
		HD26# HD22#	F19	P	GND	M23	I	GTLREF	W05		GDSEL#	AC12 AC13		SWEB# / MWEB# DQMA5 / CASA5#	AF15 AF16	0	CSA1# / RASA1# SRASA#
C17		GND	F20 F21		VCC GND	M24 M25	P I	VTT TESTIN#	W06 W21		VCCQ GNDA	AC13		DQMA1 / CASA5# DQMA1 / CASA1#	AF16 AF17		MAA0
		HD17#	F21		HA11#	M26	Ô	CPURSTD#	W22		MD18	AC14		CSA3# / RASA3#	AF18		MAA4
		HD07#	F23		HA12#	N01	P	AGPREF	W23		MD50	AC16		MAB1#	AF19		MAA6
C21	Ю	HD05#	F24	Ю	HA13#	N02	Ι	SBA3	W24	Ю	MD51	AC17	О	MAA3	AF20	О	MAB8# / strap
C22		GND	F25		HA14#	N03	I	SBS	W25		MD53	AC18		MAA7	AF21		MAA11
		HA26#	F26		HA08#	N04	Ō	GCLKO	W26		MD52	AC19	0	MAA8	AF22		MAB13#
		HA28#	G01		AD14	N05	I	GCLK GPDF#	Y01		GPAR GTPDV#	AC20		MAB9# / strap	AF23	0	
		HA23# HA21#	G02 G03		AD14 CBE1#	N06 N07	I P	GRBF# GND	Y02 Y03		GTRDY# GND	AC21 AC22	0	MAA12 CKE0 / FENA	AF24 AF25	0	CKE5 / CSA7# MAA13
		AD16	G03		AD15	N07	P	VCC	Y04		GBE1#	AC23	o	CKE4 / CSA6#	AF25		GND
			G04		PAR	N21	P	VCCA			GDS0	AC24	-	CSB3# / RASB3#	231.20	<u> </u>	J. ID
D01	IO	AD18	G(I).)									AC25					

Center VCC Pins (16 pins): L11, L13-14, L16, M12, M15, N11, N16, P11, P16, R12, R15, T11, T13-14, T16 Center GND Pins (20 pins): L12, L15, M11, M13-14, M16, N12-15, P12-15, R11, R13-14, R16, T12, T15



Table 2. VT82C694T Pin List (Alphabetical Order)

D: //		D! N	D: //			able Z				(1)	n N	 		D. M	D: //		D: N
Pin #		Pin Name	Pin #		Pin Name	Pin#		Pin Name	Pin #		Pin Name	Pin#		Pin Names	Pin #		Pin Name
		AD00	T03	IO	GBE3#	AA21	P	GND	A19		HD20#	AE21		MAB11# / strap	AF03	I	PWROK
K02		AD01	N05	I	GCLK	AB12	P	GND	B18		HD21#	AD21		MAB12# / strap	A03	I	REQ0#
K04	IO	AD02 AD03	N04	O IO	GCLKO	AB15 AB24	P P	GND	C17 E17		HD22# HD23#	AF22	0	MAB13#	C07 F10	I	REQ1# REQ2#
K03 K05	IO	AD03 AD04	AB05 AE01	IO	GD00 GD01	AB24 AB25	P	GND GND	D17		HD24#	AE22 AC05		MAB14# MD00	D08	I	REQ2# REQ3#
J01		AD05	AD03	IO	GD02	AC04	P	GND	B17		HD25#			MD01	D10	Ì	REQ4#
J02	Ю	AD06	AD02	Ю	GD03	AD09	P	GND	C16		HD26#	AB06		MD02	A06	I	RESET#
H02	IO	AD07	AC02	Ю	GD04	AD18	P	GND	A17		HD27#			MD03	K26	Ю	RS0#
H01	IO	AD08	AC03	Ю	GD05	AD22	P	GND	C15		HD28#	AF06		MD04	L26	Ю	RS1#
J05		AD09	AC01	IO	GD06	AE23	P	GND	B16		HD29#			MD05	L25	IO	RS2#
H03	IO	AD10	AB04	IO	GD07	AF01	P	GND	D16		HD30#	AE07		MD06	L02	I	SBA0
H05 H04		AD11 AD12	AB01 AA05	IO IO	GD08 GD09	AF13 AF26	P P	GND GND	A16 B15		HD31# HD32#	AC08 AD08		MD07 MD08	M02 M01	I	SBA1 SBA2
G01		AD12 AD13	AB02	IO	GD09 GD10	M22	P	GNDA	A15		HD32# HD33#	AF08		MD09	N02	I	SBA3
G02			AA04	IO	GD10 GD11	U07	P	GNDA	D14		HD34#	AE08		MD10	P04	Ī	SBA4
G04		AD15	AA02		GD12	W21	P	GNDA	D15		HD35#			MD11	P05	Ì	SBA5
D01	Ю	AD16	AA01	Ю	GD13	AD05	P	GNDQQ	B13		HD36#	AD10		MD12	P02	I	SBA6
D03	IO	AD17	AD01	Ю	GD14	E07	О	GNT0#	C14		HD37#	AE10		MD13	P01	I	SBA7
D02			W04	Ю	GD15	D07	O	GNT1#	E14	IO	HD38#	AB11		MD14	N03	I	SBS
C01		AD19	V02	IO	GD16	E10	0	GNT2#	D13	IO	HD39#	AC11		MD15	M05	I	SBS#
A02	IO	AD20	V01	IO	GD17	E08	0	GNT3#	A13		HD40#	Y23		MD16	AF12	0	SCASA#
C03		AD21	U04	IO	GD18	E09	0	GNT4#	D12		HD41#	Y26		MD17	AB13	O IO	SCASB#
B03 D04	IO IO	AD22 AD23	U03 T04	IO IO	GD19 GD20	Y01 M03	IO I	GPAR GPIPE#	B12 B14		HD42# HD43#	W22 V22		MD18 MD19	F01 AF16		SERR# SRASA#
E05		AD23 AD24	W01	IO	GD20 GD21	N06	I	GRBF#	C13		HD44#	V22 V23		MD20	AA17	ő	SRASB#
A04	IO	AD25	U01	IO	GD22	L05	Ī	GREQ#	E13		HD45#	V25		MD21	L04	Ö	STO
D05		AD26	T02	IO	GD23	V04		GSTOP#	D11		HD46#	U22		MD22	L01		ST1
B04	Ю	AD27	R05	Ю	GD24	E16	I	GTLREF	A12	Ю	HD47#	U25	Ю	MD23	M04	0	ST2
B05		AD28	U02	Ю	GD25	M23	I	GTLREF	B11		HD48#	U26		MD24	F04		STOP#
A05		AD29	T01	IO	GD26	Y02		GTRDY#	A11		HD49#	T24		MD25	AA12	I	SUST#
E06		AD30	R04	IO	GD27	M06	I	GWBF#	B07		HD50#	T25		MD26	AE12		SWEA# /
C06 K21		AD31 ADS#	V03 R02	IO IO	GD28 GD29	G25 H22		HA03# HA04#	C12 C08		HD51# HD52#	U21 R23		MD27 MD28	AC12 M25		SWEB# / MWEB# TESTIN#
N01	P	AGPREF	P06	IO	GD29 GD30	G23		HA05#	B10		HD52# HD53#	R26		MD29	F05		TRDY#
H24		BNR#	R01	IO	GD31	H23		HA06#	A10		HD54#	P24		MD30	B01	P	VCC
H26		BPRI#	Y05	IO	GDS0	G24		HA07#	A09		HD55#	P25		MD31	C02	P	VCC
B26	О	BREQ0#	U05	Ю	GDS0#	F26		HA08#	A07		HD56#	AF04		MD32	F07	P	VCC
J04	Ю	CBE0#	T06	Ю	GDS1	G26		HA09#	E11		HD57#	AE04		MD33	F09	P	VCC
G03		CBE1#	T05	IO	GDS1#	G22		HA10#	D09		HD58#			MD34	F13	P	VCC
E04	IO	CBE2#	W05	IO	GDSEL#	F22		HA11#	C11		HD59#			MD35	F14	P	VCC
C04		CREO / FENA	W02	IO		F23		HA12#	C10		HD60#	AE06 AB07		MD36	F18	P P	VCC VCC
AC22 AF23	0	CKE0 / FENA CKE1 / GCKE	L03 W03	O IO	GGNT# GIRDY#	F24 F25		HA13# HA14#	B08 A08		HD61# HD62#			MD37 MD38	F20 G06	P	VCC
AE24	ŏ	CKE2 / CSB6#	A01	P	GND	E23		HA15#	B09		HD63#	AF07		MD39	G21	P	VCC
AD23	ŏ	CKE3 / CSB7#	A14	P	GND	E26		HA16#	L24		HIT#	AB08		MD40	J06	P	VCC
AC23	О	CKE4 / CSA6#	A26	P	GND	E25		HA17#	L22		HITM#			MD41	J21	P	VCC
AF24	О	CKE5 / CSA7#	C05	P	GND	D25		HA18#	K22	I	HLOCK#	AC09		MD42	N21	P	VCC
B23	O	CPURST#	C09	P	GND	D26		HA19#	J22		HREQ0#	AE09		MD43	N26	P	VCC
M26	0	CPURSTD#	C18	P	GND	B25		HA20#	J23		HREQ1#	AB10		MD44	V21	P	VCC
AB14	0	CSA0# / RASA0#	C22	P	GND	C26		HA21# HA22#	K24		HREQ2#	AC10		MD45	AA09	P	VCC VCC
AF15 AE15	0	CSA1# / RASA1# CSA2# / RASA2#	E03 E12	P P	GND GND	A25 C25		HA23#	K25 J25		HREQ3# HREQ4#	AF10 AD11		MD46 MD47	AA18 AA20	P P	VCC
AC15	o	CSA2# / RASA2# CSA3# / RASA3#	E12	P	GND	A24		HA24#	H25		HTRDY#	Y24		MD48	AE26	P	VCC
AD15	-	CSA4# / RASA4#	E24	P	GND	D24		HA25#	E02		IRDY#	Y25		MD49	AF14	P	VCC
AE16	О	CSA5# / RASA5#	F06	P	GND	C23	Ю	HA26#	F02	Ю	LOCK#	W23	Ю	MD50	N22	P	VCCA
AE25	О	CSB0# / RASB0#	F08	P	GND	B24	Ю	HA27#	AF17	О	MAA0	W24	Ю		V06 Y21		VCCA
		CSB1# / RASB1#	F19		GND	C24	IO	HA28#				W26		MD52			VCCA
AD26		CSB2# / RASB2#	F21	P	GND			HA29#	AE17		MAA2	W25		MD53	L06	P	VCCO
AC24 AC26	0	CSB3# / RASB3# CSB4# / RASB4#	H06 H21	P P	GND GND	E22 D23		HA30# HA31#	AC17 AF18		MAA3 MAA4	V26 U24		MD54 MD55	L07 R03		VCCQ VCCQ
AB23		CSB4# / RASB4# CSB5# / RASB5#	J03	P	GND	N23		HCLK	AE19		MAA5	U23		MD56	R05		VCCQ
L23		DBSY#	J24	P	GND	B22		HD00#	AF19		MAA6	T22		MD57	R07		VCCQ
AB21		DCLKO	K01	P	GND	D22		HD01#	AC18		MAA7	T23		MD58	W06	P	VCCO
AD25	I	DCLKWR	K07	P	GND	E21	Ю	HD02#	AC19	О	MAA8	T26	Ю	MD59	AA03	P	VCCQ
J26	IO	DEFER#	M21	P	GND	A22	Ю	HD03#	AE20	О	MAA9	R24	Ю	MD60	AA07	P	VCCO
		DEVSEL#	N07	P	GND			HD04#	AD20		MAA10	R25		MD61	AE02		VCCQ
AE14		DQMA0# / CASA0	N24	P	GND	C21		HD05#	AF21		MAA11	P23		MD62	AD04		VCCQQ
AC14 AA22	0	DQMA1# / CASA1	P03	P P	GND	A21 C20		HD06# HD07#	AC21 AF25		MAA12 MAA13	N25 AF11		MD63 MECC0	AA11		VSUS
AA24	0	DQMA2# / CASA2 DQMA3# / CASA3	P07 P22	P	GND GND	B21	10	HD0/# HD08#	AB22		MAA14/DCLKR	AP11 AD12		MECC1	F11 F12		VTT VTT
AD13		DQMA4# / CASA4	P26	P	GND	E20	io	HD09#	AD16		MAB0#	AA25		MECC2	F15	P	VTT
AC13		DQMA5# / CASA5	R22	P	GND	A20	IO	HD10#	AC16		MAB1#	Y22	Ю	MECC3	V16		VTT
AC25	Ŏ	DQMA6# / CASA6	U06	P	GND	E19	Ю	HD11#	AD17	О	MAB2#	AE11	Ю	MECC4	F17	P	VTT
AB26		DQMA7# / CASA7	V24	P	GND	B20	Ю	HD12#	AB17	O	MAB3#	AA10	Ю	MECC5	J18	P	VTT
AD14		DQMB1# / CASB1	Y03	P	GND	E18		HD13#	AE18		MAB4#	AA23		MECC6	K18	P	VTT
		DQMB5# / CASB5	Y06	P	GND			HD14#	AD19		MAB5# / strap	AA26		MECC7	L18	P	VTT
K23		DRDY#	Y07	P	GND	D19		HD15#	AB18		MAB6# / strap	G05		PAR	L21	P	VTT
		FRAME# GRE0#	Y08	P P	GND			HD16#	AB19	0	MAB7# / strap	B02	I I	PCLK PCOMP	M24 AE03		VTT WSC#
Y04		GBE0# GBE1#	AA06 AA08	P	GND GND	C19 B19		HD17# HD18#	AF20 AC20	-	MAB8# / strap MAB9# / strap	AF02 D06		PCOMP PGNT#	AEUS	U	W SC#
V05	IU	GBE1# GBE2#	AAU8 AA19	P	GND			HD18# HD19#	AB20		MAB10 / strap	B06		PGN1# PREQ#			
, 00	10	J21211	11111	_	J. 12	2110	10	******	11020	J	ID 10 / Suap	Doo	1		<u> </u>		1

Center VCC Pins (16 pins): L11, L13-14, L16, M12, M15, N11, N16, P11, P16, R12, R15, T11, T13-14, T16 Center GND Pins (20 pins): L12, L15, M11, M13-14, M16, N12-15, P12-15, R11, R13-14, R16, T12, T15



PIN DESCRIPTIONS


Table 3. VT82C694T Pin Descriptions

			CPU Interface
Signal Name	Pin#	<u>I/O</u>	Signal Description
HA[31:3]#	(see pinout tables)	IO	Host Address Bus. HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the VT82C694T during cache snooping operations.
HD[63:0]#	(see pinout tables)	IO	Host CPU Data. These signals are connected to the CPU data bus.
ADS#	K21	IO	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.
BNR#	H24	IO	Block Next Request . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.
BPRI#	H26	IO	Priority Agent Bus Request . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The VT82C694T drives this signal to gain control of the processor bus.
DBSY#	L23	IO	Data Bus Busy . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DEFER#	J26	IO	Defer . The VT82C694T uses a dynamic deferring policy to optimize system performance. The VT82C694T also uses the DEFER# signal to indicate a processor retry response.
DRDY#	K23	IO	Data Ready . Asserted for each cycle that data is transferred.
HIT#	L24	IO	Hit . Indicates that a cacheing agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	L22	I	Hit Modified . Asserted by the CPU to indicate that the address presented with the last snoop cycle is modified in the L1 cache and needs to be written back.
HLOCK#	K22	I	Host Lock . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
HREQ[4:0]#	J25, K25, K24, J23, J22	IO	Request Command. Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.
HTRDY#	H25	IO	Host Target Ready . Indicates that the target of the processor transaction is able to enter the data transfer phase.
RS[2:0]#	L25, L26, K26	Ю	Response Signals. Indicates the type of response per the table below: RS[2:0]# Response type 000 Idle State 001 Retry Response 010 Defer Response 011 Reserved 100 Hard Failure 101 Normal Without Data 110 Implicit Writeback 111 Normal With Data
CPURST#	B23	О	CPU Reset. Reset output to CPU
CPURSTD#	M26	0	CPU Reset Delayed. Reset output delayed 2T from CPURST#. Used to enable an external LV244 buffer for fraction / ratio selection.
BREQ0#	B26	О	Bus Request 0. Bus request output to CPU.

Note: Clocking of the CPU interface is performed with HCLK. See the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.



The VT82C694T pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.





		D	DRAM Interface
Signal Name	Pin #	<u>I/O</u>	Signal Description
MD[63:0]	(see pinout tables)	Ю	Memory Data. These signals are connected to the DRAM data bus. Note: MD0 is internally pulled up for use in EDO memory type detection.
MECC[7:0]	AA26, AA23, AA10, AE11, Y22, AA25, AD12, AF11	Ю	DRAM ECC or EC Data (see Rx6E)
MAA14 / DCLKRD MAA[13:0]	(see pinout tables)	O/I O	Memory Address A. DRAM address lines (two sets for better drive)
MAB[14]#, MAB[13]#, MAB[12]# / strap, MAB[11]# / strap, MAB[10] / strap, MAB[9]# / strap, MAB[8]# / strap, MAB[7]# / strap, MAB[6]# / strap, MAB[5]# / strap, MAB[5]# / strap, MAB[4:0]#	AE22, AF22, AD21, AE21, AB20, AC20, AF20, AB19, AB18, AD19, AE18, AB17, AD17, AC16, AD16	0	Memory Address B. DRAM address lines (two sets for better drive). Note that this set of memory address pins is opposite polarity from the "A" set (except for MAB10 which must be positive polarity because it is used for the SDRAM Precharge command). Selected pins are also used for strap options: MAB12# CPU Bus Frequency Select 0 Rx68[0] PD MAB11# In-Order Queue Depth Enable Rx50[7] PU MAB10 Quick Start Select Rx52[5] PD MAB9# AGP Disable RxAC[7] PD MAB9# AGP Disable RxAC[7] PD MAB8# CPU Bus Frequency Select 1 Rx68[1] PD MAB7# Memory Module Configuration Rx6B[4] PD MAB6# GTL I/O Buffer Pullup Rx52[7] PD MAB5# PCI 33 / 66 MHz Select Rx7B[0] none
CSA[5:0]# / RASA[5:0]#	AE16, AD15, AC15, AE15, AF15, AB14	О	Multifunction Pins (two sets for better drive) 1. Synchronous DRAM: Chip select of each bank 2. FPG/EDO DRAM: Row Address Strobe of each bank.
CSB[5:0]# / RASB[5:0]#	AB23, AC26, AC24, AD26, AD24, AE25	O	Multifunction Pins (two sets for better drive) 1. Synchronous DRAM: Chip select of each bank 2. FPG/EDO DRAM: Row Address Strobe of each bank.
DQMA[7:0] / CASA[7:0]#	AB26, AC25, AC13, AD13, AA24, AA22, AC14, AE14	O	Multifunction Pins 1. Synchronous DRAM: Data mask of each byte. 2. FPG/EDO DRAM: Column Address Strobe of each byte lane.
DQMB5 / CASB5#, DQMB1 / CASB1#	AE13 AD14	О	Multifunction Pins 1. Synchronous DRAM: Data mask of bytes 5 and 1 2. FPG/EDO DRAM: Column Address Strobe of bytes 5 and 1
SRASA#, SRASB#	AF16, AA17	О	Row Address Command Indicator. (two sets for better drive)
SCASA#, SCASB#	AF12, AB13	О	Column Address Command Indicator. (two sets for better drive)
SWEA# / MWEA#, SWEB# / MWEB#	AE12, AC12	О	Write Enable Command Indicator. (two sets for better drive)
CKE0 / FENA, CKE1 / GCKE, CKE2 / CSB6#, CKE3 / CSB7#, CKE4 / CSA6#, CKE5 / CSA7#	AC22, AF23, AE24, AD23, AC23, AF24	0	Clock Enables. Clock enables for each DRAM bank (Rx78[0]=1) for powering down the SDRAMs in notebook applications. Also used in desktop systems for clock control for reducing power usage and for reducing heat/temperature in high-speed memory systems. Alternate functions: FENA = FET Enable, GCKE = Global CKE.



			PCI Bus Interface
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
AD[31:0]	(see pinout tables)	IO	Address/Data Bus. The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.
CBE[3:0]#	C4, E4, G3, J4	IO	Command/Byte Enable. Commands are driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
FRAME#	E1	IO	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
IRDY#	E2	IO	Initiator Ready. Asserted when the initiator is ready for data transfer.
TRDY#	F5	IO	Target Ready. Asserted when the target is ready for data transfer.
STOP#	F4	Ю	Stop. Asserted by the target to request the master to stop the current transaction.
DEVSEL#	F3	IO	Device Select. This signal is driven by the VT82C694T when a PCI initiator is attempting to access main memory. It is an input when the VT82C694T is acting as a PCI initiator.
PAR	G5	IO	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0].
SERR#	F1	IO	System Error. VT82C694T will pulse this signal when it detects a system error condition.
LOCK#	F2	IO	Lock. Used to establish, maintain, and release resource lock.
PREQ#	B6	I	South Bridge Request. This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus. It should be connected to PREQ# of the VT82C686A or to PREQL# of the VT8231.
PGNT#	D6	О	South Bridge Grant. This signal driven by the VT82C694T to grant PCI access to the South Bridge. It should be connected to PGNT# of the VT82C686A or to PGNTL# of the VT8231.
REQ[4:0]#	D10, D8, F10, C7, A3	Ι	PCI Master Request. PCI master requests for PCI. Device 0 Rx76[0] may be used to enable REQ4# as a high priority request for use with on-board high-bandwidth PCI controllers or for connection to PREQH# of the VT8231 South Bridge. These inputs thus allow support for either 5 PCI slots or 4 slots plus one high-priority on-board master (6 slots plus 2 high-priority masters with the VT8231).
GNT[4:0]#	E9, E8, E10, D7, E7	0	PCI Master Grant. Permission is given to the master to use PCI. GNT4# may be used for connection to the grant input of an on-board high priority device or for connection to PGNTH# of the VT8231. These inputs thus allow support for either 5 PCI slots or 4 slots plus one high-priority on-board master (6 slots plus 2 high-priority masters with the VT8231).
WSC#	AE3	0	Write Snoop Complete. Sideband PCI signal (used on the planar only in multiprocessor configurations) asserted to indicate that all snoop activity on the CPU bus initiated by the last PCI-to-DRAM write is complete and that it is safe to send an APIC interrupt message. Basically this signal is always active except when PCI master write data is not flushed.

Note: Clocking of the PCI interface is performed with PCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.



			AGP Bus Interface
Signal Name	Pin #	<u>I/</u> <u>O</u>	Signal Description
GD[31:0]	(see pinout tables)	IO	Address/Data Bus. The standard AGP/PCI address and data lines. The address is driven with GDS0# and GDS1# assertion for AGP transfers and is driven with GFRM# assertion for PCI transfers.
GDS0	Y5	IO	Bus Strobe 0 (AGP transactions only). Provides timing for 2x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.
GDS0#	U5	IO	Bus Strobe 0 complement and Bus Strobe 0 (AGP transactions only). Provides timing for 4x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.
GDS1	T6	IO	Bus Strobe 1 (AGP transactions only). Provides timing for 2x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.
GDS1#	Т5	Ю	Bus Strobe 1 complement and Bus Strobe 1 (AGP transactions only). Provides timing for 4x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.
GBE[3:0]#	T3, V5, Y4, AB3	IO	Command/Byte Enable. AGP: These pins provide command information (different commands than for PCI) driven by the master (graphics controller) when requests are being enqueued using PIPE#. These pins provide valid byte information during AGP write transactions and are driven by the master. The target (this chip) drives these lines to "0000" during the return of AGP read data, but the state of these pins is ignored by the AGP master. PCI: Commands are driven with GFRM# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
GFRM#	W2	IO	Frame (PCI transactions only). Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
GIRDY#	W3	Ю	Initiator Ready AGP: For write operations, the assertion of this pin indicates that the master is ready to provide <i>all</i> write data for the current transaction. Once this pin is asserted, the master is not allowed to insert wait states. For read operations, the assertion of this pin indicates that the master is ready to transfer a subsequent block of read data. The master is <i>never</i> allowed to insert a wait state during the initial block of a read transaction. However, it may insert wait states after each block transfers. PCI: Asserted when the initiator is ready for data transfer.
GTRDY#	Y2	Ю	Target Ready: AGP: Indicates that the target is ready to provide read data for the entire transaction (when the transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfers on both read and write transactions. PCI: Asserted when the target is ready for data transfer.
GSTOP#	V4	IO	Stop (PCI transactions only). Asserted by the target to request the master to stop the current transaction.
GDSEL#	W5	Ю	Device Select (PCI transactions only). This signal is driven by the VT82C694T when a PCI initiator is attempting to access main memory. It is an input when the VT82C694T is acting as PCI initiator. Not used for AGP cycles.

Note: Clocking of the AGP interface is performed with GCLK; see the clock pin group for descriptions of the clock pins.

Note: PCB Layout Guidelines (reference from AGP specification)

- 1. Total motherboard trace length 10" max, trace impedance = 65 ohms \pm 15 ohms, minimize signal crosstalk
- 2. Trace lengths within groups matched to within 2 inches or better

Groups are:

- a. GDS0#, GDS0, GD15-0, GBE1-0#
- b. GDS1#, GDS1, GD31-16, GBE3-2#
- c. SBS#, SBS, SBA7-0



3.	Ground isolation should be provided around GDS0#, GDS0#, GDS1# and GDS1 to prevent crosstalk with GD[31:0].
	Ideally ground traces should be provided adjacent to GDSn# on the same signal layer, but at a minimum wider spaces
	should be provided on either side (e.g., 16 mil spaces on either side of GDSn# if GDSn# signal traces are 8 mil).



	AGP Bus Interface (continued)			
Signal Name	Pin#	<u>10</u>	Signal Description	
GPIPE#	M3	I	Pipelined Request. Asserted by the master (graphics controller) to indicate that a full-width request is to be enqueued by the target VT82C694T. The master enqueues one request each rising edge of GCLK while GPIPE# is asserted. When GPIPE# is deasserted no new requests are enqueued across the AD bus.	
GRBF#	N6	Ι	ead Buffer Full. Indicates if the master (graphics controller) is ready to accept eviously requested low priority read data. When GRBF# is asserted, the VT82C694T ill not return low priority read data to the master.	
GWBF#	M6	I	Write Buffer Full.	
SBA[7:0]	P1, P2, P5, P4, N2, M1, M2, L2	Ι	SideBand Address. Provides an additional bus to pass address and command information from the master (graphics controller) to the target (the VT82C694T). These pins are ignored until enabled.	
SBS	N3	I	ideband Strobe. Provides timing for SBA[7:0] (driven by the master)	
SBS#	M5	I	Sideband Strobe complement and SBS . Provides timing for SBA[7:0] (driven by the master) when 4x timing is supported.	
ST[2:0]	M4, L1, L4	0	 Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted. 000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller). 001 Indicates that previously requested high priority read data is being returned to the master. 010 Indicates that the master is to provide low priority write data for a previously enqueued write command. 011 Indicates that the master is to provide high priority write data for a previously enqueued write command. 100 Reserved. (arbiter must not issue, may be defined in the future). 101 Reserved. (arbiter must not issue, may be defined in the future). 110 Reserved. (arbiter must not issue, may be defined in the future). 111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRM#. ST[2:0] are always outputs from the VT82C694T and inputs to the master. 	
GREQ#	L5	I	Request. Master request for AGP.	
GGNT#	L3	O	Grant. Permission is given to the master to use AGP.	
GPAR	Y1	IO	AGP Parity. A single parity bit is provided over GD[31:0] and GBE[3:0].	

Note: For PCI operation on the AGP bus, the following pins are not required:

- PERR# (parity and error reporting not required on transient data devices such as graphics controllers)
- LOCK# (no lock requirement on AGP)
- IDSEL (internally connected to AD16 on AGP-compliant masters)

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: The AGP bus supports only one master directly (REQ[3:0]# and GNT[3:0]# are not provided). External logic is required to implement additional master capability. Note that the arbitration mechanism on the AGP bus is different from the PCI bus.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: GPIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Therefore only one of the two will be used and the signals associated with the other will not be used. Therefore the VT82C694T has an internal pullup on GRBF# to maintain it in the de-asserted state in case it is not implemented on the master device.



	Clock / Reset Control						
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description				
HCLK	N23	I	Host Clock. This pin receives the host CPU clock (66 / 100 / 133 MHz). This clock is used by all VT82C694T logic that is in the host CPU domain.				
PCLK	B2	I	PCI Clock. This pin receives a buffered host clock divided-by-2, 3, or 4 to create 33 MHz. This clock is used by all of the VT82C694T logic that is in the PCI clock domain. This clock input must be 33 MHz maximum to comply with PCI specification requirements and must be synchronous with the host CPU clock, HCLK, with an HCLK:PCLK frequency ratio of 2:1, 3:1, or 4:1 as shown in the table below. The host CPU clock must lead the PCI clock by 2.0 ± 1.0 nsec.				
			ical Clock Frequency Combinations 68[1:0] Mode Host Clock AGP Clock PCI Clock 00 2x 66 MHz 66 MHz 33 MHz 01 3x 100 MHz 66 MHz 33 MHz 10 4x 133 MHz 66 MHz 33 MHz 11 Reserved				
GCLK	N5	Ι	AGP Clock. This pin receives the AGP bus clock (66 MHz). This clock is used by all VT82C694T logic that is in the AGP clock domain. The AGP clock must be synchronous / pseudo-synchronous to the host CPU clock (selectable as shown in the able above).				
GCLKO	N4	О	AGP Clock Feedback.				
DCLKO	AB21	О	DRAM Clock. Output from internal clock generator to the external clock buffer.				
DCLKWR	AD25	I	DRAM Clock Input. Input from the external clock buffer.				
DCLKRD / MAA14	AB22	I/O	DRAM Clock Input. No function (used for chip test). MAA14 if Rx69[5]=1.				
RESET#	A6	I	Reset. Input from south bridge chip. When asserted, this signal resets the VT82C694T and sets all register bits to the default value. The same signal that connects to this pin may also be used (connected through an external inverter) to reset the ISA bus (if implemented). The rising edge of this signal is used to sample all power-up strap options (see HA25-27).				
PWROK	AF3	I	Power OK.				
CPURST#	B23	O	CPU Reset. CPU Reset output to the CPU.				
CPURSTD#	M26	О	CPU Reset Delayed. Reset output delayed 2T from CPURST#. Used to enable an external LV244 buffer for fraction / ratio selection.				
SUST#	AA12	I	Suspend Status. For implementation of the Suspend-to-DRAM feature. Connect to an external pullup to disable.				



	Power, Ground, and Test				
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description		
VCC	(see pin list)	P	Power for Internal Logic (3.3V ±5%).		
GND	(see pin list)	P	Ground		
VSUS	AA11	P	Suspend Power (3.3V ±5%).		
VCCA	N22, V6, Y21	P	Analog Power (3.3V ±5%). For internal clock logic.		
GNDA	M22, U7, W21	P	Analog Ground. For internal clock logic. Connect to main ground plane.		
VCCQ	L6-L7, R3, R6-R7, W6,	P	AGP 1.5V or 3.3V Power. 1.5V is used for AGP 4x transfer mode. 3.3V is		
	AA3, AA7, AE2		used for AGP 2x mode.		
VCCQQ	AD4	P	AGP Quiet Power.		
GNDQQ	AD5		AGP Quiet Ground.		
VTT	F11-F12, F15-F17, J18,	P	CPU Interface Termination Voltage $(1.5V \pm 10\%)$.		
	K18, L18, L21, M24				
GTLREF	E16, M23	P	CPU Interface GTL+ Voltage Reference. 2/3 VTT ±2%		
AGPREF	N1	P	AGP Voltage Reference. 0.4 VCCQ (1.32V) when VCCQ is 3.3V and 0.5		
			VCCQ (0.75V) when VCCQ is 1.5V. Check the VT82C694T Design Guide		
			for additional information. AGPREF for 3.3V signaling is generated		
		internally by the VT82C694T. AGPREF for 1.5V signaling is generated on			
	the motherboard.				
PCOMP	AF2	I	Compensation. Connect to GND through a 60 ohm resistor.		
TESTIN#	M25	I	Test Input. NAND tree / tristate mode test select.		



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the VT82C694T. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

Table 4. VT82C694T Registers

VT82C694T I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW



VT82C694T Device 0 Registers - Host Bridge

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0691	RO
5-4	Command	0006	\mathbf{RW}
7-6	Status	0210	WC
8	Revision ID (CD: V=8. CE: V=C)	Vn	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	Reserved	00	
D	Latency Timer	00	RW
Е	Header Tvne	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	RW
14-27	Reserved	00	
28-2B	Reserved	00	
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
33-30	Reserved	00	
37-34	Canability Pointer	0000 00A0	RO
3F-38	Reserved	00	

Device-Specific Registers

Offse	Host CPU Protocol Control	Default	Acc
50	Request Phase Control	00	RW
51	Response Phase Control	00	RW
52	Dvnamic Defer Timer	90	RW
53	Miscellaneous 1	03	RW
54	Miscellaneous 2	00	RW
55	Reserved	00	

Offset	DRAM Control	Default	Acc
59-58	MA Man Type	0040	RW
5F-5A	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[31:241)	01	RW
5B	Bank 1 Ending (HA[31:24])	01	RW
5C	Bank 2 Ending (HA[31:24])	01	RW
5D	Bank 3 Ending (HA[31:24])	01	RW
5E	Bank 4 Ending (HA[31:24])	01	RW
5F	Bank 5 Ending (HA[31:24])	01	RW
56	Bank 6 Ending (HA[31:24])	01	RW
57	Bank 7 Ending (HA[31:24])	01	RW
60	DRAM Type	00	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for Banks 0.1	EC	RW
65	DRAM Timing for Banks 2.3	EC	RW
66	DRAM Timing for Banks 4.5	EC	RW
67	DRAM Timing for Banks 6.7	EC	RW
68	DRAM Control	00	RW
69	DRAM Clock Select	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	01	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E	ECC Control	00	RW
6F	ECC Status	00	RO

Device-Specific Registers (continued)

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control 1	00	RW
72	CPU to PCI Flow Control 2	00	RW
73	PCI Master Control 1	00	RW
74	PCI Master Control 2	00	RW
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77	Chip Test (do not program)	00	RW
78	PMU Control	00	RW
79	PMU Control	00	RW
7A	Miscellaneous Control 1	00	RW
7B	Miscellaneous Control 2	02	RW
7C-7D	Reserved	00	
7E-7F	PLL Test Mode (do not program)	00	RW

Offset	GART/TLB Control	Default	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85-87	Reserved (unassigned)	00	
8B-88	Gr. Aperture TLB Base Register Base	0000 0000	RW
	Reserved (unassigned)	00	

Offset	AGP Control	Default	Acc
A0	AGP ID	02	RO
A1	AGP Next Item Pointer	00	RO
A2	AGP Specification Revision	20	RO
A3	Reserved (unassigned)	00	
A7-A4	AGP Status	1F00 0203	RO
AB-A8	AGP Command	0000 0000	RW
AC	AGP Control	08	RW
AD	AGP Latency Timer	02	RW
ΑE	AGP Miscellaneous Control	00	RW
AF	Reserved	00	
B0	AGP Compensation Control / Status	8x	RW
B1	AGP Drive Strength	63	RW
B2-BF	Reserved	00	_

Offset	Miscellaneous Control	Default	Acc
C0-DF	Reserved	00	
E0	Miscellaneous Control	00	RW
E1-EF	Reserved	00	
F7-F0	BIOS Scratch Registers	00	RW
F8	DRAM Arbitration Timer	00	RW
F9	VGA Timer	00	RW
FB-FA	Reserved	0000	RW
FC	Back-Door Control 1	00	RW
FD	Back-Door Control 2	00	RW
FF-FE	Back-Door Device ID	0000	RW



VT82C694T Device 1 - PCI-to-PCI Bridge

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	8598	RO
5-4	Command	0007	RW
7-6	Status	0220	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
A	Sub Class Code	04	RO
В	Base Class Code	06	RO
C	Reserved	00	_
D	Latency Timer	00	RW
Е	Header Type	01	RO
F	Built In Self Test (BIST)	00	RO
17-10	Reserved	00	
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	Secondary Latency Timer	00	RO
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
3D-28	Reserved (unassigned)	00	
3F-3E	PCI-to-PCI Bridge Control	00	\mathbf{RW}

Device-Specific Registers

Offset	AGP Bus Control	Default	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	00	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	00	RW
44	Back-Door Register Control	00	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-7F	Reserved	00	
80	Capability ID	01	RO
81	Next Pointer	00	RO
82	Power Management Capabilities 1	02	RO
83	Power Management Capabilities 2	00	RO
84	Power Management Control / Status	00	RW
85	Power Management Status	00	RO
86	PCI-PCI Bridge Support Extensions	00	RO
87	Power Management Data	00	RO
88-FF	Reserved	00	



Miscellaneous I/O

One I/O port is defined in the VT82C694T: Port 22.

Port 22	- PCI / AGP Arbiter DisableRW
7-2	Reserved always reads 0
1	AGP Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals,
	including PREQ#
	- · · · · · · · · · · · · · · · · · · ·

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

Configuration Space I/O

All registers in the VT82C694T (listed above) are addressed via the following configuration mechanism:

Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CF	FB-CF8 - Configuration Address RW										
31	Configuration Space Enable										
	0 Disableddefault										
	1 Convert configuration data port writes to										
	configuration cycles on the PCI bus										
30-24	Reserved always reads 0										
23-16	PCI Bus Number										
	Used to choose a specific PCI bus in the system										
15-11	Device Number										
	Used to choose a specific device in the system										
	(devices 0 and 1 are defined for the VT82C694T)										
10-8	Function Number										
	Used to choose a specific function if the selected										
	device supports multiple functions (only function 0 is										
	defined for the VT82C694T).										
7-2	Register Number (also called the "Offset")										
	Used to select a specific DWORD in the										
	VT82C694T configuration space										
1-0	Fixed always reads 0										
Port CF	FF-CFC - Configuration DataRW										

Refer to PCI Bus Specification Version 2.1 for further details on operation of the above configuration registers.



Register Descriptions

Device 0 Header Registers - Host Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and <u>device number</u> equal to <u>zero</u>.

device n	number	<u>r</u> equal to <u>zero</u> .
Device (0 Offs	et 1-0 - Vendor ID (1106h)RO
15-0		ode (reads 1106h to identify VIA Technologies)
13-0	ID C	out (reads 1100ii to identify VIII reciniologies)
Device	0 Offs	et 3-2 - Device ID (0691h)RO
15-0	ID C	ode (reads 0691h to identify the VT82C694T)
Davias	n Offa	et 5.4. Command (0006h) DW
		et 5-4 –Command (0006h)RW
15-10	Rese	1 1 2 1 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2
9		Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to the same agentdefault
	1	Fast back-to-back transactions allowed to
	1	different agents
8	CEDI	R# EnableRO
0	SEKI	SERR# driver disableddefault
	1	SERR# driver enabled
	-	R# is used to report ECC errors).
7		ress / Data SteppingRO
•	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	ry Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	Mem	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	-	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2		MasterRO
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1		ory SpaceRO
	0	Does not respond to memory space
0	1 I/O S	Responds to memory spacedefault
U	0	Does not respond to I/O spacedefault
	1	Responds to I/O spacedefault
	1	responds to 1/0 space

Device	0 Offset 7-6 – Status (0210h)RWC
15	Detected Parity Error
	0 No parity error detecteddefault
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
	(command register bit-6)write one to clear
14	Signaled System Error (SERR# Asserted)
10	always reads 0
13	Signaled Master Abort 0 No abort received
	0 No abort received default 1 Transaction aborted by the master
	write one to clear
12	Received Target Abort
12	0 No abort received default
	1 Transaction aborted by the target
	write one to clear
11	Signaled Target Abortalways reads 0
	0 Target Abort never signaled
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	Data Parity Error Detected
	0 No data parity error detected
	1 Error detected in data phase. Set only if error response enabled via command bit-6 = 1 and
	VT82C694T was initiator of the operation in
	which the error occurredwrite one to clear
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capablealways reads 0
4	Supports New Capability listalways reads 1
3-0	Reserved always reads 0
D	O Office 4 O Decision ID (October Code)
	O Offset 8 - Revision ID (8nh or Cnh)RO
7-0	Chip Revision Code
	(n = revision code)CE silicon reads Cnh
Device	0 Offset 9 - Programming Interface (00h)RO
7-0	Interface Identifieralways reads 00
	•
	0 Offset A - Sub Class Code (00h)RO
7-0	Sub Class Code reads 00 to indicate Host Bridge
Device	0 Offset B - Base Class Code (06h)RO
7-0	Base Class Code reads 06 to indicate Bridge Device
7-0	base Class Code leads 00 to indicate Bridge Device
Device	0 Offset D - Latency Timer (00h)RW
Specifie	es the latency timer value in PCI bus clocks.
7-3	Guaranteed Time Slice for CPUdefault=0
2-0	Reserved (fixed granularity of 8 clks) always read 0
	Bits 2-1 are writeable but read 0 for PCI specification
	compatibility. The programmed value may be read
	back in Offset 75 bits 5-4 (PCI Arbitration 1).



Device 0 Host Bridge Header Registers (continued)

Device 0 Offset E - Header Type (00h)RO									
7-0	Header Type Code reads 00: single function								
Device 0 Offset F - Built In Self Test (BIST) (00h)RO									
7	BIST Supportedreads 0: no supported functions								
6-0	Reserved always reads 0								

<u>Device 0 Offset 13-10 - Graphics Aperture Base</u> (00000008h)RW

31-28 Upper Programmable Base Address Bits def=0
27-20 Lower Programmable Base Address Bits def=0
These bits behave as if hardwired to 0 if the corresponding Graphics Aperture Size register bit (Device 0 Offset 84h) is 0.

27 26 25 24 23 22 21 20 (This Register) <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>2</u> 1 0 (Gr Aper Size) RW RW RW RW RW RW RW 1M RW RW RW RW RW RW 2M RWRWRWRWRW 0 4M RWRWRWRW 0 0 8M RWRWRWRW 0 0 0 0 16M RWRWRW 0 0 0 32M RWRW 0 0 0 0 0 0 64M 0 0 0 RW = 00 0 0 128M 0 0 0 0 0 256M

ofe: The locations in the address range defined by register are prefetchable.

<u>Device 0 Offset 2D-2C – Subsystem Vendor ID (0000h)R/W1</u>

15-0 Subsystem Vendor IDdefault = 0 This register may be written once and is then read only.

Device 0 Offset 2F-2E - Subsystem ID (0000h) R/W1

15-0 Subsystem IDdefault = 0 This register may be written once and is then read only.

Device 0 Offset 37-34 - Capability Pointer (000000A0h) RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointer always reads A0h



<u>Device 0 Configuration Registers - Host Bridge</u>

These registers are normally programmed once at system initialization time.

Host CPU Control

Device	0 Offset 50 – Request Phase Control (00h)RW
7	CPU Hardwired IOQ (In Order Queue) Size
	Default per strap on pin MAB11#During reset. This
	register can be written 0 to restrict the chip to one
	level of IOQ.
	0 1-Level
	1 4-Level
6	Read-Around-Write
	0 Disabledefault
	1 Enable
5	Reserved always reads 0
4	Defer Retry When HLOCK Active
	0 Disabledefault
	1 Enable
	Note: always set this bit to 1
3-1	Reserved always reads 0
0	CPU / PCI Master Read DRAM Timing

Start DRAM read <u>after</u> snoop complete......def
 Start DRAM read <u>before</u> snoop complete

Device	0 Offset 51 – Response Phase Control (00h) RW
7	CPU Read DRAM 0ws for Back-to-Back Read
	Transactions
	0 Disabledefault
	1 Enable
	Setting this bit enables maximum read performance
	by allowing continuous 0 wait state reads for
	pipelined line reads. If this bit is not set, there will
	be at least 1T idle time between read transactions.
6	CPU Write DRAM 0ws for Back-to-Back Write
	Transactions
	0 Disabledefault
	1 Enable
	Setting this bit enables maximum write performance
	by allowing continuous 0 wait state writes for
	pipelined line writes ands sustained 3T single writes.
	If this bit is not set, there will be at least 1T idle time
_	between write transactions.
5	Reservedalways reads 0
4	Fast Response (HIT/HITM sample 1T earlier)
	0 Disabledefault
	1 Enable
3	Non-Posted IOW
	0 Disabledefault
2.1	1 Enable
2-1	Reserved always reads 0
0	Concurrent PCI Master / Host Operation
	0 Disable – the CPU bus will be occupied (BPRI

asserted) during the entire PCI operation.... def 1 Enable – the CPU bus is only requested before

ADS# assertion



Device	0 Offset 52 – Dynamic Defer Timer (90h)RW	Devic	e 0 Offset 53 – Miscellaneous 1 (03h) RW
7	GTL I/O Buffer Pullup	7	HREQ
,	default = inverse of MAB6# Strap	,	0 Disabledefault
	0 Disable		1 Enable
	1 Enableno-strap default	6	SDRAM Frequency Higher Than CPU Front Side
	The default value of this bit is determined by a strap	U	Bus Frequency
	on the MAB6# pin during reset.		0 Disabledefault
6	RAW Write Retire Policy (After 2 Writes)		
	0 Disabledefault		Setting this bit enables the DRAM subsystem to run at
_	1 Enable		a higher frequency than the CPU FSB frequency.
5	Quick Start Select default = MAB10 Strap		When setting this bit, register bit Rx69[6] must also be
	0 Disableno-strap default		set and only SDRAM type DIMM modules may be
	1 Enable		used. An EDO/SDRAM mix in the DRAM subsystem
	The default value of this bit is determined by a strap		is not supported in this case.
	on the MAB10 pin during reset.	5	PCI/AGP Master-to-CPU / CPU-to-PCI/AGP
4-0	Snoop Stall Count		Slave Concurrency
	00 Disable dynamic defer		0 Disabledefault
	01-1F Snoop stall count default = 10h		1 Enable
		4	HPRI Function
			0 Disabledefault
			1 Enable
		3	P6Lock Function
			0 Disabledefault
			1 Enable
		2	Line Write / Write Back Without Implicit Write
			Back Data
			0 Disabledefault
			1 Enable
		1	PCI Master Pipeline Access
		•	0 Disable
			1 Enabledefault
		0	Initialization of Fast Write Address Selection
		U	0 Tail
			1 Headdefault
		Devic	e 0 Offset 54 – Miscellaneous 2 (00h) RW
		7-6	Reserved (Do Not Program)default = 0
		5-3	
		2	Zero Length Write
			0 Disable
			1 Enablethis bit must be programmed to 1
		1	Invalidate CPU Internal Cache on PCI Master
		1	Access
			0 Disabledefault
			1 Enable
		0	1-1-1-1 PMRDY for PCI Master Access
		U	
			0 Disable
			1 Enable



DRAM Control

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies VT82C694T BIOS porting guide for details).

Table 5. System Memory Map

Spac	e Start	<u>Size</u>	Address Range	Comment
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB		00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

Device 0 Offset 59-58 - DRAM MA Map Type (0040h) RW

15-13 Bank 5/4 MA Map Type (see below)

12 Reserved (Bank 5/4 Virtual Channel Enable)... def=0

11-9 Bank 7/6 MA Map Type (see below)

8 Reserved (Bank 7/6 Virtual Channel Enable)... def=0

7-5 Bank 1/0 MA Map Type

000 8-bit Column Address

001 9-bit Column Address

010 10-bit Column Addressdefault

011 11-bit Column Address

100 12-bit Column Address (64Mb)

101 Reserved

11x Reserved

Bank 0/1 MA Map Type (SDRAM)

000 16Mbit SDRAMdefault

100 64Mbit SDRAM

101 Reserved

11x Reserved

4 Reserved (Bank 1/0 Virtual Channel Enable)... def=0

3-1 Bank 3/2 MA Map Type (see above)

Reserved (Bank 3/2 Virtual Channel Enable)... def=0

Device 0 Offset 5F-5A – DRAM Row Ending Address:

Note: BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

Device 0 Offset 60 – DRAM Type (00h)RW

7-6 DRAM Type for Bank 7/6

00 Reserved......default

01 Reserved

10 Reserved

11 SDRAM

5-4 DRAM Type for Bank 5/4default=FPG

3-2 DRAM Type for Bank 3/2default=FPG

1-0 DRAM Type for Bank 1/0default=FPG

Table 6. Memory Address Mapping Table

SDRAM

MA:	14	13	<u>12</u>	11	10	9	8	7	<u>6</u>	<u>5</u>	4	3	2	1	0	
16Mb				11	22	21	20	19	18	17	16	15	14	13	12	Row Bits
(0xx)				11	PC	24	23	10	9	8	7	6	5	4	3	Col Bits
64Mb	25/2	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 10 col
(100)	6/27															x8: 9 col
2/4 bank																x16: 8 col
x4, x8,		24	13	12	PC	26	25	10	9	8	7	6	5	4	3	x32: 8 col
x16;																
4-bank x32																

"PC" = "Precharge Control" (refer to SDRAM specifications)

16Mb 11x10, 11x9, and 11x8 configurations supported

64Mb x4: 12x10 4bank, 13x10 2bank

x8: 12x9 4bank, 13x9 2bank

x16: 12x8 4bank, 13x8 2bank

x32: 11x8 4bank



Device 0 Offset 61 - Shadow RAM Control 1 (00h)RW			Device	Device 0 Offset 63 - Shadow RAM Control 3 (00h) RW				
7-6	7-6 CC000h-CFFFFh		7-6	E000	0h-EFFFFh			
	00 Read/	write disabledefault		00	Read/write	disable		default
	01 Write	enable		01	Write enabl	le		
	10 Read	enable		10	Read enable	e		
	11 Read/	write enable		11	Read/write	enable		
5-4	C8000h-CB		5-4	F000	0h-FFFFFh			
	00 Read/	write disabledefault		00	Read/write	disable		default
	01 Write	enable		01	Write enabl	le		
	10 Read	enable		10	Read enable	e		
	11 Read/	write enable			Read/write			
3-2	C4000h-C7I	FFFh	3-2		ory Hole			
	00 Read/	write disabledefault						default
	01 Write	enable			512K-640K			
	10 Read	enable			15M-16M (
	11 Read/	write enable						
1-0	C0000h-C3I	FFFh	1-0	11 14M-16M (2M) -0 SMI Mapping Control				
		write disabledefault	1 0	SIVII	SM		Non-SI	MМ
	01 Write				Code	Data		<u>Data</u>
	10 Read			00	DRAM		PCI	PCI
		write enable		01	DRAM		DRAM D	
	11 11000			10		PCI	PCI	PCI
Device	Offset 62 - S	Shadow RAM Control 2 (00h)RW		11	DRAM		DRAM D	
7-6	DC000h-DF	FFFh		11	DRAM	DIXAM	DRAWI L	OKAWI
	00 Read/	write disabledefault	Device	0 Offs	et 64 - DRA	M Timing	g for Banks	0,1 (ECh)RW
	01 Write	enable						2,3 (ECh)RW
	10 Read	enable						4,5 (ECh)RW
		write enable						6,7 (ECh)RW
5-4	D8000h-DB							- 7 - 7
		write disabledefault	SDRA	M Setti	ings for Regi	isters 67-0	64	
	01 Write		7		harge Comm			nand Period
	10 Read	enable		0	$T_{DD} = 2T$			
		write enable		1	$T_{RP} = 3T$			default
3-2	D4000h-D7I		6	6 Active Command to Precharge Command Peri				
_	00 Read/s	write disabledefault		0	$T_{RAS} = 5T$		_	
	01 Write			1	$T_{RAS} = 6T$			default
	10 Read		5-4	CAS	Latency			
		write enable			1T			
1-0	D0000h-D3I				2T			
- 0		write disabledefault			3T			default
	01 Write				reserved			
	10 Read		3		M Type			
		write enable	3		Standard			
	11 Read/	write chaole		1				default
			2	_	IVE Comma			
			2	0		inu to Civ	TD Comma	na i ci ioa
			1 3T		default			
			1-0				uciauit	
			1-0			WA		default
					2-way	v C	• • • • • • • • • • • • • • • • • • • •	uciauil
					2-way 4-way			
					4-way Reserved			
				11	ivesei ven			



Device 0 Offset 68 - DRAM Control (00h)RW			0 Offset 69 – DRAM Clock Select (00h)RW			
7	SDRAM Open Page Control O Always precharge SDRAM banks when accessing EDO/FPG DRAMsdefault SDRAM banks remain active when accessing EDO/FPG banks	7 6	CPU Operating Frequency Faster Than DRAM 0 CPU Same As or Equal to DRAM default 1 CPU Faster Than DRAM by 33 MHz DRAM Operating Frequency Faster Than CPU 0 DRAM Same As or Equal to CPU default			
6	Bank Page Control		1 DRAM Faster Than CPU by 33 MHz			
5	0 Allow only pages of the same bank activedef. 1 Allow pages of different banks to be active Reservedalways reads 0		Rx68[1-0] Rx69[7-6] CPU / DRAM 00 00 66 / 66 (def)			
4-3	Reserved (Do Not Program)always reads 0		00 01 66 / 100†			
2	Burst Refresh 0 Disable		01 10 100 / 66 01 00 100 / 100 01 01 100 / 133† 1x 10 133 / 100			
	RESET# (see table below).		1x 00 133 / 133			
0	` '		†Rx53[6] must also be set to 1 for DRAM > CPU			
			256Mbit DRAM Support 0 Disable (pin AB22 is DCLKRD) default 1 Enable (pin AB22 is MAA14) DRAM Controller Command Register Output			
Note: See also Rx69[7-6] Note: MD0 is internally pulled up for EDO detection.		3	0 Disabledefault 1 Enable Fast DRAM Precharge for Different Bank			
		3	0 Disabledefault1 Enable			
		2	DRAM 4K Page Enable (for 64Mbit DRAM) 0 Disabledefault 1 Enable			
		1	DIMM Type 0 Unbuferred			
		0	Reserved always reads 0			

More slew rate control **CAS Bus Second Level Strength Control**

More slew rate control **Virtual Channel-DRAM Enable**

mode operation)

Normal slew rate control default

Disable......default

Disable (page registers marked invalid and no page register update which causes non page-

Enabledefault



Device 0 Offset 6A - Refresh Counter (00h)RW Device 0 Offset 6B - DRAM Arbitration Control (01h) RW **Refresh Counter** (in units of 16 MCLKs) **Arbitration Parking Policy** 00 Park at last bus owner......default 00 DRAM Refresh Disabled.....default Park at CPU side 32 MCLKs 02 48 MCLKs Park at AGP side 03 64 MCLKs 11 Reserved 04 80 MCLKs Fast Read to Write turn-around Disable......default 05 96 MCLKs Enable Memory Module Configuration.....RO The programmed value is the desired number of 16-Normal Operation......default MCLK units minus one. Unused Outputs Tristated (CSB#, DQMB, CKE, MAB, DCLKO) This bit is latched from MAB7# at the rising edge of RESET#. **MD Bus Second Level Strength Control** Normal slew rate control default

1

1

Enable Multi-Page Open



Device	0 Offse	et 6C - SDRA	M Control (00h)RW
7-5	Reser	ved	always reads 0
4	CKE	Configuratio	
	0	Rx6B[4]=0	CSA = CSA, $CSB = CSB$,
			CKE0=CKE0, $CKE1 = CKE1$
	X	Rx6B[4]=1	CSA = CSA, $CSB = Float$,
			CSB = Float, MAB = Float,
			CKE0 = CKE0, CKE1 = CKE0
	1	Rx6B[4]=0	CSA = CSA, $CSB = CSB$,
			CKE3-2 = CSA7-6
			CKE5-4 = CSB7-6
			CKE1 = GCKE (Global CKE)
			CKE0 = FENA (FET Enable)
3		TLB Lookup	
	0		default
• •	1	Enable	35 3 G 3 .
2-0			n Mode Select
			AM Modedefault
		NOP Comma	
	010		recharge Command Enable
			AM cycles are converted
	011		-Precharge commands).
	011		M avalag and convented to
			AM cycles are converted to nd the commands are driven on
			The BIOS selects an appropriate
			for each row of memory such that
			commands are generated on
		MA[14:0].	communas are generated on
	100		Enable (if this code is selected,
	100		RAS refresh is used; if it is not
			S-Only refresh is used)
	101	Reserved	2 2 , - • · · · · · · · · · · · · · · · · · ·
		Reserved	

Device	0 Offset 6D - DRAM Drive Strength (00h) RW
7	ESDRAM Memory Type
	0 Disabledefault
	1 Enable
6-5	Delay DRAM Read Latch
	00 No Delaydefault
	01 0.5 ns
	10 1.0 ns
	11 1.5 ns
4	Memory Data Drive (MD, MECC)
	0 6 mAdefault
	1 8 mA
3	SDRAM Command Drive (SRAS#, SCAS#,
	SWE#)
	0 16mAdefault
	1 24mA
2	Memory Address Drive (MA, WE#)
	0 16mAdefault
	1 24mA
1	CAS# Drive
	0 8 mAdefault
	1 12 mA
0	RAS# Drive
	0 16mAdefault
	1 24mA



Device <u>0 Offset 6E - ECC Control (00h)RW</u> **ECC / EC Mode Select** 0 ECC Checking and Reporting.....default ECC Checking, Reporting, and Correctingalways reads 0 **Enable SERR# on ECC / EC Multi-Bit Error** 5 0 Don't assert SERR# for multi-bit errorsdef Assert SERR# for multi-bit errors **Enable SERR# on ECC / EC Single-Bit Error** 0 Don't assert SERR# for single-bit errorsdef 1 Assert SERR# for single-bit errors ECC / EC Enable - Bank 7/6 (DIMM 3) 3 0 Disable (no ECC or EC for banks 7/6) ..default 1 Enable (ECC or EC per bit-7) ECC / EC Enable - Bank 5/4 (DIMM 2) 2 0 Disable (no ECC or EC for banks 5/4) ..default 1 Enable (ECC or EC per bit-7) ECC / EC Enable - Bank 3/2 (DIMM 1) 1 0 Disable (no ECC or EC for banks 3/2) ..default 1 Enable (ECC or EC per bit-7) ECC / EC Enable - Bank 1/0 (DIMM 0) 0 0 Disable (no ECC or EC for banks 1/0) ..default 1 Enable (ECC or EC per bit-7)

Error checking / correction may be enabled bank-pair by bank-pair (DIMM by DIMM) by using bits 0-2 above. Bank pairs must be populated with 72-bit memory to enable for EC or ECC since the additional data bits must be present in either case. For this reason, if 64-bit memory is populated in a particular bank pair, the corresponding bit 0-2 should be set to 0 to disable both EC and ECC for that bank pair. For those bank pairs that have 72-bit memory available (and have the corresponding bit 0-2 set), either EC or ECC may be selected via bit-7 above (i.e., all enabled bank pairs will use EC or all will use ECC).

If error checking / reporting only (EC) is selected, all read and write cycles will use normal timing. Partial writes (with EC or ECC enabled) will use read-modify-write cycles to maintain correct error correction codes in the additional 8 data bits. If EC and ECC are disabled for a particular bank pair, partial writes to that bank pair will use the byte enables to write only the selected bytes (using normal write cycles and cycle timing). If error correction (ECC) is selected, the first read of a transaction will always have one additional cycle of latency.

Bit-7	Bits 2-0	RMW	Error Checking	Error Correction
0/1	0	No	No	No
0	1	Yes	Yes	No
1	1	Yes	Yes	Yes

Device	0 Offset 6F - ECC Status (00h)RWC
7	Multi-bit Error Detected write of '1' resets
6-4	Multi-bit Error DRAM Bankdefault=0
	Encoded value of the bank with the multi-bit error.
3	Single-bit Error Detected write of '1' resets
2-0	Single-bit Error DRAM Bankdefault=0
	Encoded value of the bank with the single-bit error.



PCI Bus Control

These registers are normally programmed once at system initialization time.

<u>Device</u>	0 Offse	t 70 - PCI Buffer Control (00h)RW
7	CPU 1	to PCI Post-Write
	0	Disabledefault
	1	Enable
6	PCI M	Taster to DRAM Post-Write
	0	Disabledefault
	1	Enable
5	Reser	vedalways reads 0
4	PCI M	Taster to DRAM Prefetch
	0	Enabledefault
	1	Disable
3	Enhai	nce CPU-to-PCI Write
	0	Normal operationdefault
	1	Reduce 1 cycle when the CPU-to-PCI buffer
		becomes available after being full (PCI and
		AGP buses)
2	PCI M	Iaster Read Caching
	0	Disabledefault
	1	Enable
1	Delay	Transaction
	0	Disabledefault
	1	Enable
0	Slave	Device Stopped Idle Cycle Reduction
	0	Normal Operationdefault
	1	Reduce 1 PCI idle cycle when stopped by a
		slave device (PCI and AGP buses)

7	Dyna	mic Burst
	0	Disabledefault
	1	Enable (see note under bit-3 below)
6	Byte	Merge
	0	Disabledefault
	1	Enable
5	Rese	rvedalways reads 0
4	PCI 1	I/O Cycle Post Write
	0	Disabledefault
	1	Enable
3	PCI 1	Burst
	0	Disabledefault
	1	Enable (bit7=1 will override this option)
		<u>Operation</u>
0	0	Every write goes into the write buffer and no
		PCI burst operations occur.
0	1	If the write transaction is a burst transaction,
		the information goes into the write buffer and
		burst transfers are later performed on the PCI
		bus. If the transaction is not a burst, PCI write
1		occurs immediately (after a write buffer flush).
1	X	Every write transaction goes to the write buffer; burstable transactions will then burst
		on the PCI bus and non-burstable won't. This
		is the normal setting.
2	DCI 1	Fast Back-to-Back Write
4	_	Disabledefault
	1	Enable
1	-	k Frame Generation
1	_	Disabledefault
	1	Enable
0	-	it State PCI Cycles
,	0	Disabledefault
	1	Enable
	-	



Jevice	u Onse	t /2 - CPU to PCI Flow Control 2 (00h) RW (
7	Retry	Status
	0	No retry occurreddefault
	1	Retry occurred write 1 to clear
6	Retry	Timeout Action
	0	Retry Forever (record status only)default
	1	Flush buffer for write or return all 1s for read
5-4	Retry	Limit
	00	Retry 2 timesdefault
	01	Retry 16 times
	10	Retry 4 times
	11	Retry 64 times
3	Clear	Failed Data and Continue Retry
	0	Flush the entire post-write bufferdefault
	1	When data is posting and master (or target)
		abort fails, pop the failed data if any, and keep
		posting
2	CPU I	Backoff on PCI Read Retry Failure
	0	Disabledefault
	1	Backoff CPU when reading data from PCI and
		retry fails
1	Reduc	ce 1T for FRAME# Generation
	0	Disabledefault
	1	Enable
0	Reduc	ce 1T for CPU read PCI slave
	0	Disable Default
	1	Enable

Device	0 Offse	et 73 - PCI Master Control 1 (00h)RW
7	Reser	vedalways reads 0
6	PCI N	Master 1-Wait-State Write
	0	Zero wait state TRDY# response default
	1	One wait state TRDY# response
5	PCI N	Master 1-Wait-State Read
	0	Zero wait state TRDY# response default
	1	One wait state TRDY# response
4	Reser	
3	Asser	t STOP# after PCI Master Write Timeout
	0	Disabledefault
	1	Enable
2	Asser	t STOP# after PCI Master Read Timeout
	0	Disabledefault
	1	Enable
1	LOC	K# Function
	0	Disabledefault
	1	Enable
0		Master Broken Timer Enable
	0	Disabledefault
	1	Enable. Force into arbitration when there is
		no FRAME# 16 PCICLK's after the grant.
Device	0 Offse	et 74 - PCI Master Control 2 (00h) RW
7		Master Read Prefetch by Enhance Command
	0	Always Prefetch default
	1	Prefetch only if Enhance command
6	Reser	ved (Do Not Program)default = 0
5	Reser	
4	Dumi	my Requestdefault = 0
3		Delay Transaction Timeout
	0	Disabledefault
	1	Enable
2	Back	off CPU Immediately on CPU-to-AGP
	0	Disabledefault
	1	Enable
1-0		PCI Master Latency Timer Control
	00	AGP master reloads MLT timer default
	01	AGP master falling edge reloads MLT timer
	10	AGP master rising edge resets timer to 00 and
		AGP master falling edge reloads MLT timer

11 Reserved (do not program)



Device	0 Offset 75 - PCI Arbitration 1 (00h)RW	Device	0 Offset 76 - PCI Arbitration 2 (00h) RW
7	Arbitration Mechanism	7	PCI CPU-to-PCI Post-Write Retry Failed
	0 PCI has prioritydefault		0 Continue retry attemptdefault
	1 Fair arbitration between PCI and CPU		1 Go to arbitration
6	Arbitration Mode	6	CPU Latency Timer Bit-0RO
	0 REQ-based (arbitrate at end of REQ#) default		0 CPU has at least 1 PCLK time slot when CPU
	1 Frame-based (arbitrate at FRAME# assertion)		has PCI bus
5-4	Latency Timerread only, reads Rx0D bits 2:1		1 CPU has no time slot
3-0	PCI Master Bus Time-Out	5-4	Master Priority Rotation Control
	(force into arbitration after a period of time)		0x Grant to CPU after every PCI master grant
	0000 Disabledefault		def=00
	0001 1x32 PCICLKs		10 Grant to CPU after every 2 PCI master grants
	0010 2x32 PCICLKs		11 Grant to CPU after every 3 PCI master grants
	0011 3x32 PCICLKs		With setting 01, the CPU will always be granted
	0100 4x32 PCICLKs		access after the current bus master completes, no
			matter how many PCI masters are requesting. With
	1111 15x32 PCICLKs		setting 10, if other PCI masters are requesting during
			the current PCI master grant, the highest priority
			master will get the bus after the current master
			completes, but the CPU will be guaranteed to get the
			bus after that master completes. With setting 11, if
			other PCI masters are requesting, the highest priority
			will get the bus next, then the next highest priority
			will get the bus, then the CPU will get the bus. In
			other words, with the above settings, even if multiple
			PCI masters are continuously requesting the bus, the
			CPU is guaranteed to get access after every master
			grant (01), after every other master grant (10) or after
			every third master grant (11).
		3-2	REQn# to REQ4# Mapping
			00 REQ4#default
			01 REQ0#
			10 REQ1#
			11 REQ2#
		1	Allow Backoff for CPU-to-PCI Quadword and
			High Doubleword Read Access to PCI slave
			0 Disabledefault
		Λ	1 Enable PEOA# is High Priority Mostor
		0	REQ4# is High Priority Master 0 Disabledefault
			0 Disabledefault 1 Enable
			1 влаше
		Device	0 Offset 77 - Chip Test Mode (00h) RW
		7	Reserved (no function)always reads 0
		6-0	Reserved (do not use)
		0 0	



Device	0 Offset 78 - PMU Control I (00h)RW	Device	0 Offset 7A – Miscellaneous Control 1 (00h) RW
7	I/O Port 22 Access	7	No Time-Out Arbitration for Consecutive Frame
•	0 CPU access to I/O address 22h is passed on to	•	Accesses
	the PCI busdefault		0 Enable default
	1 CPU access to I/O address 22h is processed		1 Disable
	internally	6-5	Reservedalways reads 0
6	Suspend Refresh Type	4	Invalidate PCI / AGP Buffered (Cached) Read
v	0 CBR Refreshdefault	•	Data for CPU to PCI / AGP Accesses
	1 Self Refresh		0 Enable default
5	Reserved always reads 0		1 Disable
4	Dynamic Clock Control	3	Background PCI-to-PCI Write Cycle Mode
•	0 Normal (clock is always running)default	3	0 Disabledefault
	1 Clock to various internal functional blocks is		1 Enable
	disabled when those blocks are not being used	2-1	Reservedalways reads 0
3	Reserved	0	South Bridge PCI Master Force Timeout When
2	GSTOP# Assertion	U	PCI Master Occupancy Timer Is Up
_	0 Disable (GSTOP# is always high)default		0 Disabledefault
	1 Enable (GSTOP# could be low)		1 Enable
1	Reserved		1 Litable
0	Memory Clock Enable (CKE) Function		
v	0 CKE Function Disabledefault		
	1 CKE Function Enable	Device	0 Offset 7B – Miscellaneous Control 2 (02h) RW
	1 CILL I GIRCUM EMAGIC	7-2	Reservedalways reads 0
		1	PCI Master Access PMRDY Select
			0 Tail
Device	0 Offset 79 - PMU Control 2 (00h)RW		1 Headdefault
7	Cache Controller Module Clock Dynamic Stop	0	PCI Bus Operating Freqstrapped from MAB5#
	0 Disabledefault		0 33 MHzdefault
	1 Enable		1 66 MHz
6	DRAM Controller Module Clock Dynamic Stop		
	0 Disabledefault		
	1 Enable		0 Offset 7E – PLL Test Mode (00h)RW
5	AGP Controller Module Clock Dynamic Stop	7-6	Reserved (status)RO
	0 Disabledefault	5-0	Reserved (do not use)default=0
	1 Enable	D	O Office TE DIT To A Mode (OOL)
4	PCI Controller Module Clock Dynamic Stop		0 Offset 7F – PLL Test Mode (00h)RW
	0 Disabledefault	7-0	Reserved (do not use)default=0
	1 Enable		
3	Pseudo Power Good		
	0 Disabledefault		
	1 Enable		
2	Indicate SIO Request to DRAM Controller		
	0 Disabledefault		
	1 Enable		
1-0	Reserved always reads 0		



GART / Graphics Aperture Control

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the VT82C694T.

This scheme is shown in the figure below.




Figure 3. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the VT82C694T contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.



Device	0 Offset 83-80 - GART/TLB Control (00000000h) RW	Device	0 Offset 84 - Graphics Aperture Size (00h) RW
31-16	Reserved always reads 0	7-0	Graphics Aperture Size
15-8	Reserved (test mode status)RO		11111111 1M
			11111110 2M
7	Flush Page TLB		11111100 4M
	0 Disabledefault		11111000 8M
	1 Enable		11110000 16M
			11100000 32M
6-4	Reserved (always program to 0)RW		11000000 64M
			10000000 128M
3	PCI Master Address Translation for GA Access		00000000 256M
	0 Addresses generated by PCI Master accesses		
	of the Graphics Aperture will not be translateddefar	ult Offset	8B-88 - GA Translation Table Base (00000000h) RW
	1 PCI Master GA addresses will be translated		
2	AGP Master Address Translation for GA Access	31-12	Graphics Aperture Translation Table Base.
	0 Addresses generated by AGP Master accesses		Pointer to the base of the translation table in system
	of the Graphics Aperture will not be translateddefar	ult	memory used to map addresses in the aperture range
	1 AGP Master GA addresses <u>will</u> be translated	11.2	(the pointer to the base of the "Directory" table).
1	CPU Address Translation for GA Access	11-3	Reserved always reads 0
	0 Addresses generated by CPU accesses of the	L	TLB Flush Timing 0 TLB Flush Will Delay Until DRAM Is Idle
	Graphics Aperture will not be translateddef		default
0	1 CPU GA addresses <u>will</u> be translated		1 TLB Flush Is A Static Value
0	AGP Address Translation for GA Access	1	Graphics Aperture Enable
	O Addresses generated by AGP accesses of the	•	0 Disabledefault
	Graphics Aperture will not be translateddef 1 AGP GA addresses will be translated		1 Enable
			Note: To disable the Graphics Aperture, set this bit
Note: For any master access to the Graphics Aperture range,			to 0 and set all bits of the Graphics Aperture Size to
snoop w	vill not be performed.		0. To enable the Graphics Aperture, set this bit to 1
			and program the Graphics Aperture Size to the
			desired aperture size.
		0	Reserved always reads 0
			•



AGP Control

Device (Offset A3-A0 - AGP Capability Identifier
(0020C)	002h)RO
31-24	Reservedalways reads 00h
23-20	Major Specification Revision always reads 2h
	Major rev of AGP spec that device conforms to $(2.x)$
19-16	Minor Specification Revision always reads 0h
	Minor rev # of AGP spec that device conforms to
15-8	Pointer to Next Item always reads C0 (last item)
7-0	AGP ID (always reads 02 to indicate it is AGP)
	, ,
Device (O Offset A7-A4 - AGP Status (1F000203h)RO
31-24	Maximum AGP Requestsalways reads 1F†
	Max # of AGP requests the device can manage (32)
	† See also RxFC[1] and RxFD[4-0]
23-10	Reservedalways reads 0s
9	Supports SideBand Addressing always reads 1
8-6	Reserved always reads 0s
5	4G Supported (can be written at RxAE[5] def=0
4	Fast Wr Supported (can be written at AE[4] def=0
3	Reserved always reads 0s
2	4X Rate Supported (can be written at AE[2]) . def=0
1	2X Rate Supported (can be written at AC[3]). def=1
0	1X Rate Supported always reads 1

Device (Offs	et AB-A8 - AGP Command (00000000h). RW
31-24	Requ	lest Depth (reserved for target) . always reads 0s
	_	rved always reads 0s
9		Band Addressing Enable
	0	Disabledefault
	1	Enable
8	AGP	Enable
	0	Disabledefault
	1	Enable
7-6	Rese	rvedalways reads 0s
5	4G E	nable
	0	Disabledefault
	1	Enable
4	Fast	Write Enable
	0	Disabledefault
	1	Enable
3	Rese	rved always reads 0s
2	4X N	Iode Enable
	0	Disabledefault
	1	
1	2X N	Iode Enable
	0	Disabledefault
	1	Enable
0	1X N	Iode Enable
	0	Disable
	1	Fnahle



Device	0 Offset AC - AGP Control (08h)RW
7	AGP DisableRO
	0 Enabledefault
	1 Disable
	This bit is latched from MAB9# at the rising edge of
	RESET#.
6	AGP Read Synchronization
	0 Disabledefault
	1 Enable
5	AGP Read Snoop DRAM Post-Write Buffer
	0 Disabledefault
	1 Enable
4	GREQ# Priority Becomes Higher When Arbiter is
	Parked at AGP Master
	0 Disabledefault
	1 Enable
3	2X Rate Supported (read also at RxA4[1])
	0 Not supported
	1 Supporteddefault
2	LPR In-Order Access (Force Fence)
	0 Fence/Flush functions not guaranteed. AGP
	read requests (low/normal priority and high
	priority) may be executed before previously
	issued write requestsdefault
	1 Force all requests to be executed in order (automatically enables Fence/Flush functions).
	Low (i.e., normal) priority AGP read requests
	will never be executed before previously
	issued writes. High priority AGP read
	requests may still be executed prior to
	previously issued write requests as required.
1	AGP Arbitration Parking
-	0 Disabledefault
	1 Enable (GGNT# remains asserted until either
	GREQ# de-asserts or data phase ready)
0	AGP to PCI Master or CPU to PCI Turnaround
	Cycle
	0 2T or 3T Timingdefault

Device	0 Offset AD - AGP Latency Timer (02h)RW
7-5	Reservedalways reads 0
4	Choose First or Last Ready of DRAM
	0 Last ready chosendefault
	1 First ready chosen
3-0	AGP Data Phase Latency Timer default = 02h
Device	0 Offset AE - AGP Miscellaneous Control (00h)RW
7-6	Reservedalways reads 0
5	4G Supported
	0 4G not supported default
	1 4G supported
4	Fast Write Supported
	0 Fast Write not supported default
	1 Fast Write supported
3	Reservedalways reads 0
2	4x Rate Supported
	0 4x Rate not supporteddefault
	1 4x Rate supported
1-0	Reservedalways reads 0
	·

1 1T Timing



Device	0 Offset B0 – AGP Pad Control / Status (8xh) RW	Device	0 Offset F7-F0 – BIOS Scratch Registers RW
7	AGP 4x Strobe VREF Control 0 STB VREF is STB# and vice versa	7-0	No hardware functiondefault = 0
	1 STB VREF is AGPREFdefault	Device	0 Offset F8 - DRAM Arbitration Timer (00h) RW
6	AGP 4x Strobe & GD Pad Drive Strength	7-4	AGP Timer default = 0
Ū	0 Drive strength set to compensation circuit	3-0	Host CPU Timerdefault = 0
	defaultdefault	Device	0 Offset F9 – VGA Timer (00h) RW
	1 Drive strength controlled by RxB1[7-0]		VGA High Priority Timer
5-3 2-0	AGP Compensation Circuit N Control Output RO AGP Compensation Circuit P Control Output.RO	3-0	VGA Timer
20	AGI Compensation circuit I control output.ito	Device	0 Offset FC – Back Door Control 1 (00h) RW
		7-4	Priority Timer
Device	0 Offset B1 – AGP Drive Strength (63h)RW	3-2	Reserved (Do Not Program)default = 0
	AGP Output Buffer Drive Strength N Ctrl def=6	1	Back-Door Max # of AGP Requests default = 0
	AGP Output Buffer Drive Strength P Ctrl def=3	-	0 Read of RxA7 always returns a value of 7 de:
5 0	Alor Output Builer Brive Strengen 1 Curimuer 5		1 Read of RxA7 returns the value programmed in RxFD[2-0]
		0	Back-Door Device ID Enable default = (
	0 Offset B2 – AGP Pad Drive / Delay Control RW		0 Use Rx3-2 value for Rx3-2 readback defaul
7	GD/GBE/GDS, SBA/SBS Control		1 Use RxFE-FF Back-Door Device ID for Rx3-
	1.5V (Bit-1 = 0)		2 read
	0 SBA/SBS = no capdefault	ъ.	A COSS (FER. IN L. D. C. (14 (AAL)) DVV
	GD/GBE/GDS = no cap		0 Offset FD - Back-DoorControl 2 (00h)RW
	1 SBA/SBS = no cap	7-5	Reservedalways reads (
	GD/GBE/GDS = cap	4-0	Max # of AGP Requestsdefault = 0
	3.3V (Bit-1 = 1)		(see also RxA7 and RxFC[1])
	0 SBA/SBS = cap default	Davica	0 Offset FF-FE – Back-Door Device ID (0000h) RW
	GD/GBE/GDS = no cap		
	1 $SBA/SBS = cap$	15-0	Back-Door Device IDdefault=00
<i>.</i> .	GD/GBE/GDS = cap		
6-5	Reserved always reads 0		
4	GD[31-16] Staggered Delay		
	0 Nonedefault 1 GD[31:16] delayed by 1 ns		
3-1	Reservedalways reads 0		
0	GDS Output Delay		
	0 Nonedefault		
	1 GDS[1-0] & GDS[1-0]# delayed by 0.4 ns		
	Note: GDS1 & GDS1# will be delayed an additional		
	1 ns if bit-4 = 1		
Device	0 Offset E0 – Miscellaneous Control (00h)RW		
7-1	Reserved always reads 0		
0	Latch DRAM Data Using		
	0 Internal DRAM DCLKdefault		
	1 External Feedback DRAM DCLK		



Device 1 Header Registers - PCI-to-PCI Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and $\frac{\text{device number}}{\text{device number}}$ equal to $\frac{\text{device number}}{\text{device number}}$

Device	1 Offs	et 1-0 - Vendor ID (1106h)RO				
15-0	15-0 ID Code (reads 1106h to identify VIA Technologies)					
Device	<u>Device 1 Offset 3-2 - Device ID (8598h)RO</u>					
15-0		Code (reads 8598h to identify the VT82C694T				
	PCI-t	o-PCI Bridge device)				
Device	1 Offs	et 5-4 – Command (0007h)RW				
15-10						
9		Back-to-Back Cycle EnableRO				
	0	Fast back-to-back transactions only allowed to				
		the same agentdefault				
	1	Fast back-to-back transactions allowed to				
		different agents				
8	SER	R# EnableRO				
	0	SEIGH GILLER GISCOLOGIC				
	1	SERR# driver enabled				
_		R# is used to report ECC errors).				
7		ress / Data SteppingRO				
	0	Tr 8				
	1	Device always does stepping				
6		y Error ResponseRW				
	0 1	Ignore parity errors & continuedefault Take normal action on detected parity errors				
5	_	Palette Snoop (Not Supported)RO				
3	VGA 0	Treat palette accesses normallydefault				
	1	Don't respond to palette writes on PCI bus				
	1	(10-bit decode of I/O addresses 3C6-3C9 hex)				
4	Mem	ory Write and Invalidate Command RO				
-	0	Bus masters must use Mem Writedefault				
	1	Bus masters may generate Mem Write & Inval				
3	Speci	ial Cycle MonitoringRO				
	0	Does not monitor special cyclesdefault				
	1	Monitors special cycles				
2	Bus I	MasterRW				
	0	Never behaves as a bus master				
	1	Enable to operate as a bus master on the				
		primary interface on behalf of a master on the				
		secondary interfacedefault				
1		ory SpaceRW				
	0	Does not respond to memory space				
•	1	Enable memory space accessdefault				
0	I/O S					
	0 1	Does not respond to I/O space				
	1	Enable I/O space accessdefault				

	1 Offset 7-6 - Status (Primary Bus) (0220h)RWC
15	Detected Parity Error always reads 0
14	Signaled System Error (SERR#)always reads 0
13	Signaled Master Abort
	0 No abort received default
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
	0 No abort received default
	1 Transaction aborted by the target with Target-
	Abort write 1 to clear
11	Signaled Target Abortalways reads 0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
0	11 Reserved
8	Data Parity Error Detectedalways reads 0
7 6	Fast Back-to-Back Capable always reads 0 User Definable Features always reads 0
5	· · · · · · · · · · · · · · · · · · ·
3 4	66MHz Capable always reads 1 Supports New Capability list always reads 0
3-0	Reservedalways reads 0
3-0	Reserveuaiways ieaus 0
Device	1 Offset 8 - Revision ID (00h)RO
7-0	VT82C694T Chip Revision Code (00=First Silicon)
	•
	1 Offset 9 - Programming Interface (00h)RO
	gister is defined in different ways for each Base/Sub-
Class Co	ode value and is undefined for this type of device.
7-0	Interface Identifieralways reads 00
	·
Device	1 Offset A - Sub Class Code (04h)RO
= 0	
7-0	Sub Class Code reads 04 to indicate PCI-PCI Bridge
	Sub Class Code.reads 04 to indicate PCI-PCI Bridge
Device	Sub Class Code.reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)RO
	Sub Class Code.reads 04 to indicate PCI-PCI Bridge
Device 7-0	Sub Class Code.reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)
Device 7-0 Device	Sub Class Code.reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)
Device 7-0 Device 7-0	Sub Class Code.reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)
Device 7-0 Device 7-0	Sub Class Code.reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)
Device 7-0 Device 7-0	Sub Class Code.reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)
Device 7-0 Device 7-0 Device 7-0	Sub Class Code .reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)
Device 7-0 Device 7-0 Device 7-0 Device	Sub Class Code.reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)
Device 7-0 Device 7-0 Device 7-0 Device 7	Sub Class Code.reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)
Device 7-0 Device 7-0 Device 7-0 Device	Sub Class Code.reads 04 to indicate PCI-PCI Bridge 1 Offset B - Base Class Code (06h)



Device 1 Offset 18 - Primary Bus Number (00h)RW	Device	1 Offset 3F-3E - PCI-to-PCI Bridge Control
7-0 Primary Bus Number default = 0	(0000h)) RW
This register is read write, but internally the chip always uses bus 0 as the primary.	15-4 3	Reserved
Device 1 Offset 19 - Secondary Bus Number (00h)RW		1 Forward VGA accesses to AGP Bus
7-0 Secondary Bus Number		Note: VGA addresses are memory A0000-BFFFFh and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-3DFh (10-bit decode). "Mono" text mode uses
Device 1 Offset 1A - Subordinate Bus Number (00h)RW		B0000-B7FFFh and "Color" Text Mode uses B8000-
7-0 Primary Bus Number		BFFFFh. Graphics modes use Axxxxh. Mono VGA uses I/O addresses 3Bx-3Cxh and Color VGA uses 3Cx-3Dxh. If an MDA is present, a VGA will not use the 3Bxh I/O addresses and B0000-B7FFFh memory space; if not, the VGA will use those
- -		addresses to emulate MDA modes.
7-0 Reserved always reads 0 Device 1 Offset 1C - I/O Base (f0h)	2	Block / Forward ISA I/O Addresses 0 Forward all I/O accesses to the AGP bus if they are in the range defined by the I/O Base and I/O Limit registers (device 1 offset 1C-1D)
Device 1 Offset 1D - I/O Limit (00h) RW 7-4 I/O Limit AD[15:12] default = 0 3-0 I/O Addressing Capability default = 0		1 Do not forward I/O accesses to the AGP bus that are in the 100-3FFh address range even if they are in the range defined by the I/O Base
Device 1 Offset 1F-1E - Secondary Status (0000h)RO 15-0 Reservedalways reads 0	1-0	and I/O Limit registers. Reservedalways reads 0
Device 1 Offset 21-20 - Memory Base (fff0h)RW 15-4 Memory Base AD[31:20]default = FFFh 3-0 Reserved always reads 0		
Device 1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW 15-4 Memory Limit AD[31:20]		
Device 1 Offset 25-24 - Prefetchable Memory Base (fff0h) RW 15-4 Prefetchable Memory Base AD[31:20]default = FFFh 3-0 Reservedalways reads 0		
Device 1 Offset 27-26 - Prefetchable Memory Limit (0000h)		
15-4 Prefetchable Memory Limit AD[31:20]		



Device 1 Configuration Registers - PCI-to-PCI Bridge

AGP Bus Control

7	CPU-AGP Post Write
	0 Disabledefau
	1 Enable
6	CPU-AGP Dynamic Burst
	0 Disabledefau
	1 Enable
5	CPU-AGP One Wait State Burst Write
	0 Disabledefau
	1 Enable
4	AGP to DRAM Prefetch
	0 Disabledefau
	1 Enable
3	CPU to AGP Post Write Halt
	0 Disabledefau
	1 Enable
2	MDA Present on AGP
	0 Forward MDA accesses to AGPdefau
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapte
	addresses are memory addresses B0000h-B7FFF
	and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BF
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't can
	(MDA accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
	0 Disabledefau
	1 Enable
0	AGP Delay Transaction
	0 Disabledefau
	1 Enable

Table 7. VGA/MDA Memory/IO Redirection

3E[3]	40[2]	<u>VGA</u>	MDA	Axxxx,	B0000	3Cx,	
<u>VGA</u>	MDA	<u>is</u>	<u>is</u>	B8xxx	<u>=</u>	3Dx	3Bx
Pres.	Pres.	<u>on</u>	<u>on</u>	Access	B7FFF	<u>I/O</u>	I/O
					Access		
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

Device	1 Offset 41 - CPU-to-AGP Flow Control 2 (00h) RW
7	Retry Status
	0 No retry occurreddefault
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
	0 No action taken except to record status def
	1 Flush buffer for write or return all 1s for read
5-4	Retry Count
	00 Retry 2, backoff CPU default
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	Post Write Data on Abort
	0 Flush entire post-write buffer on target-abort
	or master abortdefault
	1 Pop one data output on target-abort or master-
	abort
2	CPU Backoff on AGP Read Retry Timeout
	0 Disabledefault
	1 Enable
1-0	Reserved always reads 0
Device	1 Offset 42 - AGP Master Control (00h)RW
7	Read Prefetch for Enhance Command
	0 Always Perform Prefetch default
	1 Prefetch only if Enhance Command
6	AGP Master One Wait State Write
	0 Disabledefault
	1 Enable
5	AGP Master One Wait State Read
	0 Disabledefault
	1 Enable
4	Extend AGP Internal Master for Efficient
	Handling of Dummy Request Cycles
	0 Disabledefault
	1 Enable
	This bit is normally set to 1.
3	AGP Delay Transaction Timeout
	0 Disabledefault
	1 Enable
2	Prefetch Disable when Delay Transaction
	Occured
	0 Normal operation
	1 Disable prefetch when doing fast response to
	the previous delay transaction or doing read
_	caching
1	Reservedalways reads 0
0	Shorten AGP Master to TRFCTL
	0 Disabledefault
	1 Enable



Device	1 Offset 43 - AGP Master Latency Timer (00h) RW	Device	1 Offset 45	– Fast Wri	te Control (72h) RW
7-4	Host to AGP Time slot 0 Disable (no timer)default 1 16 GCLKs	7	(if Rx45[6	[0] = 0	ele to be QW Aligned
3-0	2 32 GCLKs F 128 GCLKs AGP Master Time Slot	6	Merge M	rst Transact	Transactions Into One Fast
	0 Disable (no timer)default 1 16 GCLKs 2 32 GCLKs	5	1 Ena Merge M Offset 23- (if Rx45[6	hble	J Write Cycles To Memory t Write Burst Cycles
	F 128 GCLKs 1 Offset 44 – Backdoor Register Control (00h).RW Reservedalways reads 0	4	Merge Prefetcha	able Multiple ble Memor	CPU Write Cycles To ry Offset 27-24 Into Fast f Rx45[6] = 0)
CD Sili 4-1	con: Reserved (CD)always reads 0	•	0 Dis 1 Ena	able	default
CE Sili	•	3 2	Fast Writ	te Burst 4T	always reads 0 Max (No Slave Flow Control)default
4	Rx1F-1E Reflect Status in Rx7-6 (CE) 0 Rx1F-1E always read 0default 1 Rx1F-1E read same as Rx7-6	1	1 Ena Fast Writ	able t e Fast Back able	
3	Back Door Register for Rx83[2], D2 Support (CE) 0 Disable	0	1 Ena Fast Writ	able te Initial Blo	ck 1 Wait State default
2	Back Door Register for Rx83[1], D1 Support (CE) 0 Disabledefault 1 Enable	Dv/15	1 Ena	able CPU Write	ucraun
1	Back Door Register for Rx82[5], Device Specific Initialization (CE) 0 Disable	Bits 7-4 x1xx 0000	Address in Mem1	Address in Mem2	Fast Write Cycle Alignment QW aligned, burstable DW aligned, nonburstable
0	Back Door Register for AGP Device ID 0 Disabledefault	x010 0010 x010	0 0 1	0 1 -	n/a DW aligned, non-burstable QW aligned, burstable
	1 Enable	x001 x001 0001 x011	0 - 1 0	0 1 0 0	n/a QW aligned, burstable DW aligned, non-burstable n/a
		x011 x011 1000 1010	1 0 - 0	1 - 1	QW aligned, burstable QW aligned, burstable QW aligned, non-burstable QW aligned, non-burstable
		1001	1	0	QW aligned, non-burstable



Device 1 Offset 47-46 – PCI-to-PCI Bridge Device ID RW	Device 1 Offset 80 - Capability ID (01h)RO
15-0 PCI-to-PCI Bridge Device ID default = 0000	7-0 Capability IDalways reads 01h
	Device 1 Offset 81 – Next Pointer (00h)RO
	7-0 Next Pointer: Nullalways reads 00h
	Device 1 Offset 82 – Power Mgmt Capabilities 1 (02h) RO
	7-0 Power Mgmt Capabilitiesalways reads 02h
	Device 1 Offset 83 – Power Mgmt Capabilities 2 (00h) RO 7-0 Power Mgmt Capabilitiesalways reads 00h
	7-0 1 ower right Capabilitiesaiways icaus oon
	Device 1 Offset 84 – Power Mgmt Ctrl/Status (00h) RW
	7-2 Reservedalways reads 0 1-0 Power State
	00 D0default
	01 -reserved-
	10 -reserved- 11 D3 Hot
	Device 1 Offset 85 – Power Mgmt Status (00h)RO
	7-0 Power Mgmt Statusdefault = 00
	Device 1 Offset 86 – P2P Br. Support Extensions (00h). RO
	7-0 P2P Bridge Support Extensions default = 00
	Device 1 Offset 87 – Power Management Data (00h) RO
	7-0 Power Management Datadefault = 00



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Min	Max	Unit
Case operating temperature	0	85	oC
Storage temperature	-55	125	oC
Input voltage	-0.5	5.5	Volts
Output voltage ($V_{CC} = 3.1 - 3.6V$)	-0.5	$V_{CC} + 0.5$	Volts

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

DC Characteristics

 T_C =0-85°C, V_{CC} =3.3V+/-5%, GND=0V

Symbol	Parameter	Min	Max	Unit	Condition
$ m V_{IL}$	Input low voltage	-0.50	0.8	V	
V_{IH}	Input high voltage	2.0	V _{CC} +0.5	V	
$ m V_{IU}$	Input max undershoot	-1.0	-1.5	V	Duration 2ns max
V_{IO}	Input max overshoot	V _{CC} +1.0	V _{CC} +1.5	V	Duration 2ns max
V_{OL}	Output low voltage	-	0.45	V	I _{OL} =4.0mA
V _{OH}	Output high voltage	2.4	-	V	I _{OH} =-1.0mA
${ m I}_{ m IL}$	Input leakage current	-	+/-10	uA	$0 < V_{IN} < V_{CC}$
I_{OZ}	Tristate leakage current	-	+/-20	uA	$0.45 < V_{OUT} < V_{CC}$

Power Characteristics

 $T_C=0-85^{\circ}C$, $V_{CC}=3.3V+/-5\%$, GND=0V

Symbol	Parameter	Тур	Max	Unit	Condition
I_{CC}	Power Supply Current – VCC			mA	Max operating frequency
I_{SUS}	Power Supply Current – VSUS			mA	Max operating frequency
I_{CCA}	Power Supply Current – VCCA			mA	Max operating frequency
I_{CCQ}	Power Supply Current – VCCQ			mA	Max operating frequency
I _{TT}	Power Supply Current – VTT			mA	Max operating frequency
I _{GTLREF}	Power Supply Current – GTLREF			uA	Max operating frequency
I _{AGPREF}	Power Supply Current – AGPREF			uA	Max operating frequency
P_{D}	Power Dissipation		3.5	W	Max operating frequency



AC Timing Specifications

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 8. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
3.3V Power (VCC, VSUS, VCCA)	3.135	3.465	Volts
Case Temperature	0	85	оС

Drive strength for each output pin is programmable. See Rx6D for details.

Table 9. AC Timing – Host CPU Interface

Signal	Min Delay	Max Delay	Setup	Hold	Unit
HA# Bus					ns
HD# Bus					ns
ADS#					ns
BNR#					ns
DBSY#					ns
DRDY#					ns
HIT#					ns
HITM#					ns
HLOCK#					ns
HREQ# Bus					ns
BPRI#					ns
DEFER#					ns
HTRDY#					ns
RS# Bus					ns

Table 10. AC Timing – DRAM Interface

Signal	Min Delay	Max Delay	Setup	Hold	Unit
MD Bus					ns
MECC Bus					ns
CKE Bus					ns
MAA Bus					ns
MAB# Bus					ns
CSA# Bus					ns
CSB# Bus					ns
DQMA Bus					ns
DQMB Bus					ns
SRAS# Bus					ns
SCAS# Bus					ns
SWE# Bus					ns



MECHANICAL SPECIFICATIONS




Figure 4. Mechanical Specifications - 520-Pin Ball Grid Array Package