



# **VT82C596B**

## **South Bridge**

**PIPC**  
**PCI Integrated Peripheral Controller**

**PC98 Compliant PCI-to-ISA Bridge**  
**with ACPI, Enhanced Power Management, SMBus,**  
**APIC, Distributed DMA, Serial IRQ, Plug and Play,**  
**UltraDMA-33/66 Master Mode PCI-EIDE Controller**  
**USB Controller, Keyboard Controller, and RTC**

Revision 0.3  
June 17, 1999

**VIA TECHNOLOGIES, INC.**

## **Copyright Notice:**

Copyright © 1997, 1998, 1999 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT82C596B may only be used to identify a product of VIA Technologies, Inc.



is a registered trademark of VIA Technologies, Incorporated.

PS/2™ is a registered trademark of International Business Machines Corp.

Celeron™, Pentium-II™, Pentium-III™, GTL+™, APIC™, and Intel™ are registered trademarks of Intel Corp.

Windows 95™ and Plug and Play™ are registered trademarks of Microsoft Corp.

PCI™ is a registered trademark of the PCI Special Interest Group.

All trademarks are the properties of their respective owners.

## **Disclaimer Notice:**

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

## **Offices:**

### **USA Office:**

1045 Mission Court  
Fremont, CA 94539  
USA  
Tel: (510) 683-3300  
Fax: (510) 683-3301

### **Taipei Office:**

8<sup>th</sup> Floor, No. 533  
Chung-Cheng Road, Hsin-Tien  
Taipei, Taiwan ROC  
Tel: (886-2) 218-5452  
Fax: (886-2) 218-5453

## **Online Services:**

Home Page: <http://www.via.com.tw> -or- <http://www.viatech.com>

FTP Server: [ftp.via.com.tw](ftp://ftp.via.com.tw)

BBS: 886-2-2185208

## REVISION HISTORY

Document Release	Date	Revision	Initials
Revision 0.1	2/23/99	<p>Initial release based on 82C596A Data Sheet revision 1.1</p> <ul style="list-style-type: none"> <li>- Added UltraDMA-66 to feature bullets and overview</li> <li>- Added integrated APIC (changed H18, K18, J17 pin descriptions)</li> <li>- Added note to RTC CMOS Register Summary</li> <li>- Added / changed function 0 Rx42[6], Rx48[7-4], Rx5B[3], Rx5C[7-4, 2], Rx74[29-24, 8, 1], Rx87-89</li> <li>- Added / changed function 3 Rx8, Rx4D[2-0], Rx54-55, Rx58-5B, Rx90-91, RxD2-D6 (80-88 renumbered), PMU I/O Offset 0[11], 20[14, 7-1], 22[14, 7-1], 24[14, 7-1], 28[15-11], 2A[15-11], 2C[11-10], 38[2-1], 44[10-1], 4C[30-0]</li> </ul>	DH
Revision 0.2	3/9/99	<p>Updated feature bullets, overview, and pin descriptions</p> <p>Replaced IDE function 1 with registers from 686B to reflect UltraDMA-66</p> <p>Added / changed PMU function 3 registers Rx42[7-6, 4], Rx58-5B, PMU I/O Offset 0[8], 2C[2], 30[10-0], 34[10-0], 38[6, 4-3], 40 (removed)</p>	DH
Revision 0.3	6/17/99	<p>Changed Function 0 Rx42[2-0], 43[5-4], 50 default, 55[3-0], 57[3-0], 58[3-0], 88[5], Function 1 RxD, 42-43, 45[3-2], 54[4-3], 70, 74-75, 78, 7C-7D, Function 2 Rx41[7-3], Function 3 Rx4C-4F default value</p>	DH

## TABLE OF CONTENTS

<b>REVISION HISTORY .....</b>	<b>I</b>
<b>TABLE OF CONTENTS .....</b>	<b>II</b>
<b>LIST OF FIGURES .....</b>	<b>IV</b>
<b>LIST OF TABLES .....</b>	<b>IV</b>
<b>OVERVIEW .....</b>	<b>3</b>
<b>PINOUTS .....</b>	<b>4</b>
<b>REGISTERS .....</b>	<b>21</b>
<b>REGISTER OVERVIEW .....</b>	<b>21</b>
<b>CONFIGURATION SPACE I/O .....</b>	<b>28</b>
<b>REGISTER DESCRIPTIONS .....</b>	<b>29</b>
<b>Legacy I/O Ports .....</b>	<b>29</b>
Keyboard Controller Registers .....	30
DMA Controller I/O Registers .....	32
Interrupt Controller Registers .....	33
Timer / Counter Registers .....	33
CMOS / RTC Registers .....	34
<b>Function 0 Registers - PCI to ISA Bridge .....</b>	<b>35</b>
PCI Configuration Space Header .....	35
ISA Bus Control .....	36
Plug and Play Control .....	39
Distributed DMA / Serial IRQ Control .....	41
Miscellaneous / General Purpose I/O .....	42
<b>Function 1 Registers - Enhanced IDE Controller .....</b>	<b>47</b>
PCI Configuration Space Header .....	47
IDE-Controller-Specific Configuration Registers .....	49
IDE I/O Registers .....	54
<b>Function 2 Registers - Universal Serial Bus Controller .....</b>	<b>55</b>
PCI Configuration Space Header .....	55
USB-Specific Configuration Registers .....	56
USB I/O Registers .....	57
<b>Function 3 Registers - Power Management and SMBus .....</b>	<b>58</b>
PCI Configuration Space Header .....	58
Power Management-Specific PCI Configuration Registers .....	59
System Management Bus-Specific Configuration Registers .....	65
System Management Bus I/O-Space Registers .....	66
Power Management I/O-Space Registers .....	70
<b>FUNCTIONAL DESCRIPTIONS .....</b>	<b>78</b>
<b>POWER MANAGEMENT .....</b>	<b>78</b>
Power Management Subsystem Overview .....	78
Processor Bus States .....	78
System Suspend States and Power Plane Control .....	79
General Purpose I/O Ports .....	79
Power Management Events .....	80
System and Processor Resume Events .....	80
Legacy Power Management Timers .....	81
System Primary and Secondary Events .....	81
Peripheral Events .....	81
<b>ELECTRICAL SPECIFICATIONS .....</b>	<b>82</b>

---

ABSOLUTE MAXIMUM RATINGS .....	82
DC CHARACTERISTICS.....	82
AC TIMING SPECIFICATIONS .....	83
PACKAGE MECHANICAL SPECIFICATIONS .....	90

## LIST OF FIGURES

FIGURE 1. PC SYSTEM CONFIGURATION USING THE VT82C596B .....	3
FIGURE 2. VT82C596B BALL DIAGRAM (TOP VIEW).....	4
FIGURE 3. VT82C596B PIN LIST ( <u>NUMERICAL ORDER</u> ).....	5
FIGURE 4. VT82C596B PIN LIST ( <u>ALPHABETICAL ORDER</u> ).....	6
FIGURE 5. STRAP OPTION CIRCUIT.....	40
FIGURE 6. POWER MANAGEMENT SUBSYSTEM BLOCK DIAGRAM .....	78
FIGURE 8. ULTRADMA-33 IDE TIMING - DRIVE INITIATING DMA BURST FOR READ COMMAND.....	85
FIGURE 9. ULTRADMA-33 IDE TIMING - DRIVE INITIATING BURST FOR WRITE COMMAND .....	85
FIGURE 10. ULTRADMA-33 IDE TIMING - PAUSING A DMA BURST .....	86
FIGURE 11. ULTRADMA-33 IDE TIMING - DRIVE TERMINATING DMA BURST DURING READ COMMAND....	87
FIGURE 12. ULTRADMA-33 IDE TIMING - DRIVE TERMINATING DMA BURST DURING WRITE COMMAND .	87
FIGURE 13. ULTRADMA-33 IDE TIMING - HOST TERMINATING DMA BURST DURING READ COMMAND.....	88
FIGURE 14. ULTRADMA-33 IDE TIMING - HOST TERMINATING DMA BURST DURING WRITE COMMAND ...	88
FIGURE 15. ULTRADMA-33 IDE TIMING - PIO CYCLE .....	89
FIGURE 16. MECHANICAL SPECIFICATIONS - 324-PIN BALL GRID ARRAY PACKAGE .....	90

## LIST OF TABLES

TABLE 1. PIN DESCRIPTIONS.....	7
TABLE 2. SYSTEM I/O MAP .....	21
TABLE 3. REGISTERS.....	21
TABLE 4. KEYBOARD CONTROLLER COMMAND CODES .....	31
TABLE 5. CMOS REGISTER SUMMARY.....	34
TABLE 6. AC CHARACTERISTICS - PCI CYCLE TIMING.....	83
TABLE 7. AC CHARACTERISTICS - ULTRADMA-33 IDE BUS INTERFACE TIMING.....	84

## **VT82C596B PIPC**

### **PCI INTEGRATED PERIPHERAL CONTROLLER**

#### **PC98 COMPLIANT PCI-TO-ISA BRIDGE WITH ACPI, ENHANCED POWER MANAGEMENT, SMBUS, APIC, DISTRIBUTED DMA, SERIAL IRQ, PLUG AND PLAY, ULTRADMA-33/66 MASTER MODE PCI-EIDE CONTROLLER, USB CONTROLLER, KEYBOARD CONTROLLER, AND RTC**

- **Inter-operable with VIA and other Host-to-PCI Bridges**
  - Combine with VT82C598 (Apollo MVP3) for a complete 66 / 75 / 83 / 100MHz Socket-7 PCI / AGP / ISA system
  - Combine with VT82C693 (Apollo ProPlus) for a complete 66 / 100 MHz Socket-370 or Slot-1 PCI / ISA system
  - Combine with VT82C693A (Apollo Pro133) for a complete 66 / 100 / 133 MHz Skt-370 or Slot-1 PCI / ISA system
- **PC98 Compliant PCI to ISA Bridge**
  - Integrated ISA Bus Controller with integrated DMA, timer, and interrupt controller
  - Integrated Keyboard Controller with PS2 mouse support
  - Integrated DS12885-style Real Time Clock with extended 256 byte CMOS RAM and Day/Month Alarm for ACPI
  - Integrated USB Controller with root hub and two function ports
  - Integrated UltraDMA-33/66 master mode EIDE controller with enhanced PCI bus commands
  - PCI-2.1 compliant with delay transaction
  - Eight double-word line buffer between PCI and ISA bus
  - One-level PCI to ISA post-write buffer
  - Supports type F DMA transfers
  - Distributed DMA support for ISA legacy DMA across the PCI bus
  - Sideband signal support for PC/PCI and serial interrupt for docking and non-docking applications
  - Serial Interrupt input
  - Fast reset and Gate A20 operation
  - Edge trigger or level-sensitive interrupts
  - Flash EPROM, 2Mb EPROM and combined BIOS support
  - Supports positive and subtractive decoding
- **Universal Serial Bus Controller**
  - USB v.1.1 and Intel Universal HCI v.1.1 compatible
  - Eighteen level (doublewords) data FIFO with full scatter / gather capabilities
  - Root hub and two function ports
  - Integrated physical layer transceivers with over-current detection status on USB inputs
  - Legacy keyboard and PS/2 mouse support
- **Advanced Programmable Interrupt Controller (APIC)**
  - Integrated on-chip
  - Control pins provided for support of optional external APIC
  - Used to extend system interrupt capability
  - PC98 compliant

- **UltraDMA-33/66 Master Mode PCI EIDE Controller**

- Dual channel master mode PCI supporting four Enhanced IDE devices
- Transfer rate up to 22MB/sec to cover PIO mode 4, multi-word DMA mode 2 drives, and beyond
- Extension to UltraDMA-33 interface for transfer rates to 33MB/sec
- Extension to UltraDMA-66 interface for transfer rates to 66MB/sec
- Thirty-two levels (doublewords) of prefetch and write buffers
- Dual DMA engine for concurrent dual channel operation
- Bus master programming interface for SFF-8038i rev.1.0 and Windows-95 compliant
- Full scatter gather capability
- Support ATAPI compliant devices including DVD devices
- Support PCI native and ATA compatibility modes
- Complete software driver support
- Supports glue-less “Swap-Bay” option with full electrical isolation

- **System Management Bus Interface**

- Host interface for processor communications
- Slave interface for external SMBus masters

- **Sophisticated PC98-Compatible Mobile Power Management**

- Supports both ACPI (Advanced Configuration and Power Interface) and legacy (APM) power management
- ACPI v1.0 Compliant
- APM v1.2 Compliant
- CPU clock throttling and clock stop control for complete ACPI C0 to C3 state support
- PCI bus clock run and PCI/CPU clock generator stop control
- Supports multiple system suspend types: power-on suspends with flexible CPU/PCI bus reset options, suspend to DRAM, and suspend to disk (soft-off), all with hardware automatic wake-up
- Multiple suspend power plane controls and suspend status indicators
- One idle timer, one peripheral timer and one general purpose timer, plus 24/32-bit ACPI compliant timer
- Normal, doze, sleep, suspend and conserve modes
- Global and local device power control
- System event monitoring with two event classes
- Primary and secondary interrupt differentiation for individual channels
- Dedicated input pins for power and sleep buttons, external modem ring indicator, and notebook lid open/close for system wake-up
- Up to 22 general purpose input ports and 31 output ports
- Multiple internal and external SMI sources for flexible power management models
- Two programmable chip selects and one microcontroller chip select
- Enhanced integrated real time clock (RTC) with date alarm, month alarm, and century field
- Thermal alarm support
- Cache SRAM power-down control
- Hot docking support
- I/O pad leakage control

- **Plug and Play Controller**

- PCI interrupts steerable to any interrupt channel
- Dual interrupt and DMA signal steering for on-board plug and play devices
- Microsoft Windows 95™ and plug and play BIOS compliant

- **Built-in NAND-tree pin scan test capability**

- **0.5u, 3.3V, low power CMOS process**


- **Single chip 324 pin BGA**

## OVERVIEW

The VT82C596B south bridge is a high integration, high performance, power-efficient, and high compatibility device that supports PCI / ISA bus bridge functionality to make a complete Microsoft PC98-compliant system. In addition to complete ISA extension bus functionality, the VT82C596B includes standard intelligent peripheral controllers:

- a) Master mode enhanced IDE controller with dual channel DMA engine and interlaced dual channel commands. Dedicated FIFO coupled with scatter and gather master mode operation allows high performance transfers between PCI and IDE devices. In addition to standard PIO and DMA mode operation, the VT82C596B also supports the UltraDMA-33 standard to allow reliable data transfer rates up to 33MB/sec throughput and the UltraDMA-66 standard for 66MB/sec data transfer. The IDE controller is SFF-8038i v1.0 and Microsoft Windows-95 / 98 / NT compliant.
- b) Universal Serial Bus controller that is USB v1.1 and Universal HCI v1.1 compliant. The VT82C596B includes the root hub with two function ports with integrated physical layer transceivers. The USB controller allows hot plug and play and isochronous peripherals to be inserted into the system with universal driver support. The controller also implements legacy keyboard and mouse support so that legacy software can run transparently in a non-USB-aware operating system environment.
- c) Keyboard controller with PS2 mouse support.
- d) Real Time Clock with 256 byte extended CMOS. In addition to the standard ISA RTC functionality, the integrated RTC also includes the date alarm, century field, and other enhancements for compatibility with the ACPI standard.
- e) Notebook-class power management functionality compliant with ACPI and legacy APM requirements. Multiple sleep states (power-on suspend, suspend-to-DRAM, and suspend-to-Disk) are supported with hardware automatic wake-up. Additional functionality includes event monitoring, CPU clock throttling and stop (Intel processor protocol), PCI bus clock stop control, modular power, clock and leakage control, hardware-based and software-based event handling, general purpose I/O, chip select and external SMI.
- f) Full System Management Bus (SMBus) interface.
- g) Distributed DMA capability for support of ISA legacy DMA over the PCI bus. PC/PCI and Serial IRQ mechanisms are also supported for docking and non-docking applications.
- h) Plug and Play controller that allows complete steerability of all PCI interrupts to any interrupt channel. Three additional steerable interrupt channels are provided to allow plug and play and reconfigurability of on-board peripherals for Windows 95 compliance.
- i) Integrated APIC (see the Win98 Hardware Design Guide)

The VT82C596B also enhances the functionality of the standard ISA peripherals. The integrated interrupt controller supports both edge and level triggered interrupts channel by channel. The integrated DMA controller supports type F DMA in addition to standard ISA DMA modes. Compliant with the PCI-2.1 specification, the VT82C596B supports delayed transactions so that slower ISA peripherals do not block the traffic of the PCI bus. Special circuitry is built in to allow concurrent operation without causing dead lock even in a PCI-to-PCI bridge environment. The chip also includes eight levels (doublewords) of line buffers from the PCI bus to the ISA bus to further enhance overall system performance.



**Figure 1. PC System Configuration Using the VT82C596B**