

## Intel® 3000 and 3010 Chipset Memory Controller Hub (MCH)

Datasheet

November 2008

Reference Number: 313953 Revision: 002



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel® 3000 and 3010 chipsets may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Intel, Pentium, Intel Celeron, Intel 6700PXH 64-bit PCI Hub, Intel I/O Controller Hub 7 (Intel ICH7), and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright© 2006, Intel Corporation



## Contents

1	Introc 1.1 1.2 1.3	tion	56778899
2	Signal 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9	escription.2'ost Interface Signals.2'DR2 DRAM Channel A Interface.2'DR2 DRAM Channel B Interface.2'DR2 DRAM Reference and Compensation.2'CI Express* Interface Signals.2'locks, Reset, and Miscellaneous2'locks, Reset, and Miscellaneous2'pwer, Ground.2'eset States and Pull-up/Pull-downs2'	3 5 6 7 8 8 9
3	3.1 3.2 3.3 3.4 3.5	gister Description33egister Terminology34atform Configuration35onfiguration Mechanism353.1 Standard PCI Configuration Mechanism353.2 PCI Express Enhanced Configuration Mechanism36outing Configuration Accesses364.1 Internal Device Configuration Accesses474.2 Bridge Related Configuration Accesses47O Mapped Registers425.1 CONFIG_ADDRESS—Configuration Address Register425.2 CONFIG_DATA—Configuration Data Register44	4 5 7 7 8 9 1 1 2 3 4
4	Host E 4.1	dge Registers (Device 0, Function 0)45onfiguration Register Details (D0:F0)471.1VID—Vendor Identification (D0:F0)471.2DID—Device Identification (D0:F0)471.3PCICMD—PCI Command (D0:F0)481.4PCISTS—PCI Status (D0:F0)461.5RID—Revision Identification (D0:F0)501.6CC—Class Code (D0:F0)501.7MLT—Master Latency Timer (D0:F0)501.8HDR—Header Type (D0:F0)501.9SVID—Subsystem Vendor Identification (D0:F0)571.10SID—Subsystem Identification (D0:F0)571.11CAPPTR—Capabilities Pointer (D0:F0)521.12EPBAR—Egress Port Base Address (D0:F0)521.13MCHBAR—MCH Memory Mapped Register Range Base Address (D0:F0)53	7778900011122



		PCIEXBAR—PCI Express Register Range Base Address (D0:F0)	
		DMIBAR—Root Complex Register Range Base Address (D0:F0)	
		DEVEN—Device Enable (D0:F0)	
		DEAP - DRAM Error Address Pointer (D0:F0)	
	4.1.18	DERRSYN - DRAM Error Syndrome (D0:F0)	.5/
		DERRDST - DRAM Error Destination (D0:F0)	
		PAM0—Programmable Attribute Map 0 (D0:F0) PAM1—Programmable Attribute Map 1 (D0:F0)	
		PAM2—Programmable Attribute Map 2 (D0:F0)	
		PAM2—Programmable Attribute Map 2 (D0:F0) PAM3—Programmable Attribute Map 3 (D0:F0)	
		PAM3—Programmable Attribute Map 3 (D0.F0)	
		PAM4—Programmable Attribute Map 4 (D0.F0)	
		PAM6—Programmable Attribute Map 6 (D0:F0)	
		LAC—Legacy Access Control (D0:F0)	
		REMAPBASE - Remap Base Address Register	
		REMAPLIMIT - Remap Limit Address Register	
		TOLUD—Top of Low Usable DRAM (D0:F0)	
		SMRAM—System Management RAM Control (D0:F0)	
	4.1.31	ESMRAMC—Extended System Management RAM Control (D0:F0)	.04
		TOM - Top of Memory	
		ERRSTS—Error Status (D0:F0)	
		ERRCMD—Error Command (D0:F0)	
		SMICMD - SMI Command (D0:F0)	
		SCICMD - SCI Command (D0:F0)	
	4.1.38	SKPD—Scratchpad Data (D0:F0)	.70
	4.1.39	CAPIDO—Capability Identifier (D0:F0)	.70
		EDEAP—Extended DRAM Error Address Pointer (D0:F0)	
4.2		R Configuration Register Details	
	4.2.1	CODRBO—Channel A DRAM Rank Boundary Address 0	
	4.2.2	CODRB1—Channel A DRAM Rank Boundary Address 1	
	4.2.3	CODRB2—Channel A DRAM Rank Boundary Address 2	
	4.2.4	CODRB3—Channel A DRAM Rank Boundary Address 3	
	4.2.5	CODRAO—Channel A DRAM Rank 0,1 Attribute	
	4.2.6	CODRA2—Channel A DRAM Rank 2,3 Attribute	.74
	4.2.7	CODCLKDIS—Channel A DRAM Clock Disable	.75
	4.2.8	COBNKARC—Channel A DRAM Bank Architecture	.76
	4.2.9	CODRT1—Channel A DRAM Timing Register	.76
	4.2.10	CODRCO—Channel A DRAM Controller Mode 0	
	4.2.11	CODRC1—Channel A DRAM Controller Mode 1	.78
	4.2.12	C1DRB0—Channel B DRAM Rank Boundary Address 0	.79
	4.2.13	C1DRB1—Channel B DRAM Rank Boundary Address 1	.79
		C1DRB2—Channel B DRAM Rank Boundary Address 2	
	4.2.15	C1DRB3—Channel B DRAM Rank Boundary Address 3	.79
	4.2.16	C1DRA0—Channel B DRAM Rank 0,1 Attribute	.79
		C1DRA2—Channel B DRAM Rank 2,3 Attribute	
	4.2.18	C1DCLKDIS—Channel B DRAM Clock Disable	.80
		C1BNKARC—Channel B Bank Architecture	
		C1DRT1—Channel 1 DRAM Timing Register 1	
		C1DRC0—Channel 1 DRAM Controller Mode 0	
		C1DRC1—Channel 1 DRAM Controller Mode 1	
		PMCFG—Power Management Configuration	
		PMSTS—Power Management Status	
4.3	-	Port Register Summary	
	4.3.1	EPESD—EP Element Self Description	
	4.3.2	EPLE1D—EP Link Entry 1 Description	
	4.3.3	EPLE1A—EP Link Entry 1 Address	.84



	4.3.		
	4.3.		
	4.3.		
	4.3.	7 EPLE3A—EP Link Entry 3 Address	86
5		xpress Bridge Registers (D1:F0)	
	5.1 Con	figuration Register Details (D1:F0)	90
	5.1.	1 VID1—Vendor Identification (D1:F0)	90
	5.1.	2 DID1—Device Identification (D1:F0)	90
	5.1.	3 PCICMD1—PCI Command (D1:F0)	90
	5.1.		
	5.1.	5 RID1—Revision Identification (D1:F0)	93
	5.1.		
	5.1.		
	5.1.		
	5.1.		
		10 SBUSN1—Secondary Bus Number (D1:F0)	
		11 SUBUSN1—Subordinate Bus Number (D1:F0)	
		12 IOBASE1—I/O Base Address (D1:F0)	
		13 IOLIMIT1—I/O Limit Address (D1:F0)	
		14 SSTS1—Secondary Status (D1:F0)	
		15 MBASE1—Memory Base Address (D1:F0)	
		16 MLIMIT1—Memory Limit Address (D1:F0)	
		17 PMBASE1—Prefetchable Memory Base Address (D1:F0)	
		18 PMLIMIT1—Prefetchable Memory Limit Address (D1:F0)	
		19 PMBASEU1—Prefetchable Memory Base Address	
		20 PMLIMITU1—Prefetchable Memory Limit Address	
		21 CAPPTR1—Capabilities Pointer (D1:F0)1	
		22 INTRLINE1—Interrupt Line (D1:F0)1	
		23 INTRPIN1—Interrupt Pin (D1:F0)1	
		24 BCTRL1—Bridge Control (D1:F0)	
		25 PM_CAPID1—Power Management Capabilities (D1:F0)	
		26 PM_CS1—Power Management Control/Status (D1:F0)	
		27 SS_CAPID—Subsystem ID and Vendor ID Capabilities (D1:F0)	
		28 SS—Subsystem ID and Subsystem Vendor ID (D1:F0) 1	
	5.1.	29 MSI_CAPID—Message Signaled Interrupts Capability ID (D1:F0)1	04
		30 MC—Message Control (D1:F0)	
		31 MA—Message Address (D1:F0)	
		32 MD—Message Data (D1:F0)	
		33 PCI_EXPRESS_CAPL—PCI Express Link Capability List (D1:FO)	
		34 PCI_EXPRESS_CAP—PCI Express Link Capabilities (D1:F0) 1	
		35 DCAP—Device Capabilities (D1:F0)	
		36 DCTL—Device Control (D1:F0)	
		37 DSTS—Device Status (D1:F0)	
		38 LCAP—Link Capabilities (D1:F0)	
		39 LCTL—Link Control (D1:F0)	
		40 LSTS—Link Status (D1:F0)	
		41 SLOTCAP—Slot Capabilities (D1:F0)	
	D.I. E 1	42 SLOTCTL—Slot Control (D1:F0)	13
		43 SLOTSTS—Slot Status (D1:F0)	
		45 RSTS—Root Status (D1:F0)	
		46 PCI_EXPRESS_LC—PCI Express link Legacy Control	
		47 VCECH—Virtual Channel Enhanced Capability Header (D1:F0)	
		48 PVCCAP1—Port VC Capability Register 1 (D1:F0)	
	D.I. ב 1	<ul> <li>49 PVCCAP2—Port VC Capability Register 2 (D1:F0)</li></ul>	1/ 10
	5.1.		10



			VCORCAP—VCO Resource Capability (D1:F0) VCORCTL—VCO Resource Control (D1:F0)	
			VCORSTS—VCO Resource Status (D1:F0)	
		5.1.54	VC1RCAP—VC1 Resource Capability (D1:F0)1	19
		5.1.55	VC1RCTL—VC1 Resource Control (D1:F0)1	20
			VC1RSTS—VC1 Resource Status (D1:F0)	21
		5.1.57	RCLDECH—Root Complex Link Declaration Enhanced	
			Capability Header (D1:F0)	21
			ESD—Element Self Description (D1:F0)	
			LE1D—Link Entry 1 Description (D1:F0)1	
			LE1A—Link Entry 1 Address (D1:F0)	
			LE2D—Link Entry 2 Description (D1:F0)	
			LE2A—Link Entry 2 Address (D1:F0)	
		5.1.63	UESTS—Uncorrectable Error Status (D1:F0)	24
			UEMSK—Uncorrectable Error Mask (D1:F0)	
			CESTS—Correctable Error Status (D1:F0)	
			CEMSK—Correctable Error Mask (D1:F0) PEGSSTS—PCI Express link Sequence Status (D1:F0)	
,				
6			ess Bridge Registers (D3:F0) (Intel® 3010 Chipset only)	
	6.1	0	rration Register Details (D3:F0)	
		6.1.1	DID3—Device Identification (D3:F0)	
		6.1.2	LCAP3—Link Capabilities (D3:F0)	
			LSTS3—Link Status (D3:F0) ESD3—Element Self Description (D3:F0)	133
		6.1.4 6.1.5	LE2A3—Link Entry 2 Address (D3:F0)	
7	Direct		nterface (DMI) RCRB	
	7.1	DMI RC	RB Configuration Register Details	
		7.1.1	DMIVCECH—DMI Virtual Channel Enhanced Capability Header	
		7.1.2	DMIPVCCAP1—DMI Port VC Capability Register 1	
		7.1.3	DMIPVCCAP2—DMI Port VC Capability Register 2	
		7.1.4	DMIPVCCTL—DMI Port VC Control	
		7.1.5	DMIVCORCAP—DMI VCO Resource Capability	
		7.1.6	DMIVCORCTLO—DMI VCO Resource Control	
		7.1.7	DMIVCORSTS—DMI VCO Resource Status	
		7.1.8	DMIVC1RCAP—DMI VC1 Resource Capability	
		7.1.9	DMIVC1RCTL1—DMI VC1 Resource Control	
			DMIVC1RSTS—DMI VC1 Resource Status	
			DMILCAP—DMI Link Capabilities	
			DMILCTL—DMI Link Control DMILSTS—DMI Link Status	
			DMIUEMSK—DMI Uncorrectable Error Mask	
8	5		ss Map	
	8.1		Address Range	
		8.1.1	DOS Range (0h – 9_FFFFh)	
		8.1.2	Legacy Area (A_0000h-B_FFFFh)	
		8.1.3	Expansion Area (C_0000h-D_FFFFh)	
		8.1.4	Extended System BIOS Area (E_0000h-E_FFFFh)	
		8.1.5	System BIOS Area (F_0000h-F_FFFFh)	
	0 7	8.1.6	Programmable Attribute Map (PAM) Memory Area Details	
	8.2		emory Address Range (1 MB to TOLUD) ISA Hole (15 MB-16 MB)	
		8.2.1 8.2.2	TSEG	
		8.2.2 8.2.3	Pre-allocated Memory	
	8.3		mory Address Range (TOLUD to 4 GB)	
	0.3	8.3.1	APIC Configuration Space (FEC0_0000h-FECF_FFFFh)	
		0.0.1	7 10 comparation opace (i eco_00001-1 eor_11111)	52



		8.3.2 8.3.3 8.3.4	HSEG (FEDA_0000h-FEDB_FFFFh) FSB Interrupt Memory Space (FEE0_0000-FEEF_FFFF)	153
	8.4		High BIOS Area emory Address Space (4 GB to Remaplimit)	153
	0.4	8.4.1	Top of Memory	
		8.4.2	Memory Re-claim Background	
		8.4.3	Memory Re-mapping.	
		8.4.4	PCI Express Configuration Address Space	
		8.4.5	PCI Express	
	8.5		Management Mode (SMM)	
	0.0	8.5.1	SMM Space Definition	
		8.5.2	SMM Space Restrictions	
		8.5.3	SMM Space Combinations	
		8.5.4	SMM Control Combinations	
		8.5.5	SMM Space Decode and Transaction Handling	
		8.5.6	CPU WB Transaction to an Enabled SMM Address Space	
		8.5.7	Memory Shadowing	
		8.5.8	I/O Address Space.	
		8.5.9	PCI Express I/O Address Mapping	
		8.5.10	MCH Decode Rules and Cross-Bridge Address Mapping	
		8.5.11	Legacy VGA and I/O Range Decode Rules	158
9	Functi	onal Dog	scription	150
7	9.1		terface	
	9.1	9.1.1	FSB IOQ Depth	
		9.1.1	FSB OOQ Depth	
		9.1.2	FSB GTL+ Termination	
		9.1.4	FSB Dynamic Bus Inversion	
	9.2		Memory Controller	
	7.2	9.2.1	System Memory Configuration Registers Overview	
		9.2.2	DRAM Technologies and Organization	
		9.2.3	DRAM Clock Generation.	
		9.2.4	DDR2 On Die Terminations	
	9.3		press	
	,	9.3.1	PCI Express Architecture	
		9.3.2	Configurations (Intel® 3010 chipset only)	
		9.3.3	Lane Reversal	
		9.3.4	PCI Express Straps (Intel® 3010 chipset only)	
		9.3.5	Peer-to-Peer	
		9.3.6	Peer-to-Peer Latency	170
		9.3.7	PCI Express Error Flow	
		9.3.8	PCI Express Interrupt and GPE Flow	172
	9.4	Power M	Management	172
	9.5	Clocking	g	172
10	Flectri	ical Char	racteristics	173
10	10.1		e Minimum and Maximum Ratings	
	10.1		Characteristics	
	10.2		Groups	
	10.3		racteristics	
11			ackage Information	
	11.1			
	11.2		allout Table	
	11.3	Package	е	202



12	Testa	bility	
		Complimentary Pins	
		XOR Test Mode Initialization	
	12.3	XOR Chain Definition	
	12.4	XOR Chains	
	12.5	Pads Excluded from XOR Mode(s)	

## Figures

1-1	Intel® 3000 Chipset System Block Diagram Example	14
1-2	Intel® 3010 Chipset System Block Diagram Example	
2-1	Signal Information Diagram	22
3-1	Conceptual Platform PCI Configuration Diagram	
3-2	Register Organization	
3-3	Memory Map to PCI Express Device Configuration Space	
3-4	MCH Configuration Cycle Flow chart	
4-1	Link Declaration Topology	
8-1	System Address Ranges	145
8-2	Microsoft MS-DOS* Legacy Address Range	146
8-3	Main Memory Address Range	149
8-4	PCI Memory Address Range	152
9-1	System Memory Styles	161
9-2	PCI Express Related Register Structures in MCH	166
9-3	Lane Reversal (Dual PCI Express Configuration Example)	168
9-4	Dual PCI Express Microarchitecture	170
9-5	PCI Express Error Handling Flow	171
11-1	MCH Ballout Diagram (Top View – Left Side)	180
11-2	MCH Ballout Diagram (Top View – Right Side)	181
11-3	MCH Package Dimensions (Top View)	202
11-4	MCH Package Dimensions (Side View)	202
11-5	MCH Package Dimensions (Bottom View)	203
12-1	XOR Test Mode Initialization Cycles	206



## Tables

3-1	Device Number Assignment for Internal MCH Devices	37
4-1	Host Bridge Register Address Map (D0:F0)	
4-2	MCHBAR Register Address Map	71
4-3	Egress Port Register Address Map	
5-1	Host-PCI Express Bridge Register Address Map (D1:F0)	87
6-1	Host-PCI Express Bridge Register Address Map (D3:F0)	. 129
7-1	DMI Register Address Map	
8-1	Expansion Area Memory Segments	. 148
8-2	Extended System BIOS Area Memory Segments	. 148
8-3	System BIOS Area Memory Segments	
8-4	Pre-Allocated Memory Example for 64 MB DRAM, 1 MB VGA and 1 MB TSEG	. 150
8-5	SMM Space Table	. 156
8-6	SMM Control Table	
9-1	Sample System Memory Organization with Interleaved Channels	
9-2	Sample System Memory Organization with Asymmetric Channels	. 160
9-3	DDR2 DIMM Supported Configurations	
9-4	DRAM Address Translation (Single/Dual Channel Asymmetric Mode)	
9-5	DRAM Address Translation (Dual Channel Interleaved Mode)	
9-6	Lane Mapping Configurations	. 166
9-7	Strap Combinations	. 168
10-1	Absolute Maximum Ratings	. 173
10-2	· · · J · · · · · · · · · · · · · · · ·	
10-3	B DDR2 Power Characteristics	. 174
10-4	Signal Groups	. 175
10-5	5 DC Characteristics	. 177
12-1		
12-2	2 XOR Chain Outputs	. 206
12-3		
12-4	XOR Chain #1	. 209
12-5	5 XOR Chain #2	. 210
12-6		
12-7	V XOR Chain #4	. 212
12-8	3 XOR Chain #5	. 213
	V         XOR Chain #6	
12-1	0 XOR Chain #7	. 215
	1 XOR Chain #8	
12-1	2 XOR Chain #9	. 218
12-1	3 XOR Pad Exclusion List	. 218



Rev	Description	Date
002	<ul> <li>Changed VTT Min to 0.9975 in Table 10-5, "DC Characteristics" on page 177.</li> </ul>	November 2008
001	Initial Release	August 2006

### §



## **Features**

- Processor Interface
  - Supports a single Intel® Pentium® 4, Intel® Pentium® D, Intel® Celeron® D, and Dual-Core Intel® Xeon® Processor 3000 Series in the LGA775 package
  - Supports Pentium 4 processor FSB interrupt delivery

  - Supports Hyper-Threading Technology (HT Technology)
  - -FSB Dynamic Bus Inversion (DBI)
  - 36-bit host addressing for access to 8 GB of memory space
  - -12-deep In-Order Queue
  - -1-deep Defer Queue
  - —GTL+ bus driver with integrated GTL termination resistors
  - -Supports a Cache Line Size of 64 bytes
- DMI Interface
  - A chip-to-chip connection interface to Intel® ICH7
  - 2 GB/s point-to-point DMI to ICH7 (1 GB/s each direction)
  - 100 MHz reference clock (shared with PCI Express Interface)
  - 32-bit downstream addressing
  - -Messages and Error Handling
- PCI Express\* Interface Support

-Intel® 3000: one PCI Express port (x8/x4/ x1)

- Intel® 3010: two PCI Express ports (two x8/x4/x1, or one x16)
- -Peer-to-peer Writes

- Compatible with the PCI Express Base Specification Revision 1.0a
- Raw bit rate on data pins of 2.5 Gb/s resulting in a real bandwidth per pair of 250 MB/s
- Maximum theoretical aggregate bandwidth of 8 GB/s when x16
- System Memory
  - 8 GB maximum memory
  - Up to two 64-bit wide DDR2 SDRAM channels
  - DDR2 memory DIMM frequencies of 533 MHz and 667 MHz.
  - -Asymmetric or Interleaved modes
  - Bandwidth up to 10.7 GB/s (DDR2 667) in dual- channel Interleaved mode
  - ECC (Error Correcting Code) memory
  - 256 Mb, 512 Mb and 1 Gb DDR2 technologies
  - Four banks for DDR2 devices up to 512 Mb density; eight banks for 1 Gb DDR2 devices
  - Unbuffered DIMMs only
  - Page sizes of 4 KB, 8 KB, and 16 KB
  - Opportunistic refresh
  - Up to 64 simultaneously open pages
  - SPD (Serial Presence Detect) scheme for DIMM detection support
  - Supports configurations defined in the JEDEC DDR2 DIMM specification only
- Package
  - 34 mm x 34 mm, 1202 balls, non-grid pattern
  - Lead Free MCH
- §





# **1** Introduction

The Intel® 3010 and 3010 chipset is designed for use with Intel® Pentium® 4 processor 600 Sequence, Intel® Pentium® D processor 800 Sequence and 900 Sequence, Intel® Celeron® D, and Dual-Core Intel® Xeon® Processor 3000 Series in the LGA775 package in entry-level UP server platforms. The chipset contains two components: Memory Controller Hub (MCH) and Intel® I/O Controller Hub 7 (ICH7). The MCH provides the interface to the processor, main memory, PCI Express\*, and the ICH7. The ICH7 is the seventh generation I/O Controller Hub and provides a multitude of I/O related functions. Figure 1-1 and Figure 1-2 show example system block diagrams for the Intel® 3000 and Intel® 3010 chipsets, respectively.

Intel® 3000 chipset supports one x8 PCI Express port and supports two x8 PCI Express ports or one x16 PCI Express port. Neither Intel® 3000 chipset nor Intel® 3010 chipset supports PCI Express graphics.

Topics covered include: signal description, system memory map, register descriptions, a description of the MCH interfaces and major functional units, electrical characteristics, ballout definitions, and package characteristics.

- *Note:* Unless otherwise specified, MCH refers to both Intel® 3000 and Intel® 3010 Memory Controller Hub components.
- *Note:* Unless otherwise specified, ICH7 refers to the Intel® 82801GB ICH7 and 82801GR ICH7R I/O Controller Hub components.







Figure 1-1. Intel® 3000 Chipset System Block Diagram Example





### Figure 1-2. Intel® 3010 Chipset System Block Diagram Example

## 1.1 Terminology

Term	Description
Core	The internal base logic in the MCH
DED	Double-bit Error Detect
DBI	Dynamic Bus Inversion
DDR2	A second generation Double Data Rate SDRAM memory technology
DMI         MCH-ICH Direct Media Interface is the chip-to-chip connection between the MCH a ICH7. This interface is based on the standard PCI Express specification.	
ECC Error Correcting Code	
FSB	Front Side Bus. This term is synonymous with Host bus or processor bus.
Full Reset	Full reset is when PWROK is deasserted. Warm reset is when both RSTIN# and PWROK are asserted.
Host	This term is used synonymously with processor.



Term	Description
Intel® ICH7	Seventh generation I/O Controller Hub component that contains additional functionality compared to previous Intel® ICHs, which contain the primary PCI interface, LPC interface, USB2, ATA-100, and other I/O functions. It communicates with the MCH over a proprietary interconnect called DMI. For this MCH, the term ICH refers to Intel® ICH7
INTx	An interrupt request signal where X stands for interrupts A,B,C and D.
МСН	Memory Controller Hub component that contains the processor interface, DRAM controller, and PCI Express port. It communicates with the I/O controller hub (Intel® ICH7) over the DMI. Throughout this document, MCH refers to the Intel® 3000 MCH and Intel® 3010 MCH, unless otherwise specified.
MSI	Message Signaled Interrupt. A transaction initiated outside the host, conveying interrupt information to the receiving agent through the same path that normally carries read and write commands.
<b>PCI Express</b> Third Generation Input Output called PCI Express. A high-speed serial interface whos configuration is software compatible with the existing PCI specifications.	
Primary PCI	The physical PCI bus that is driven directly by the ICH7 component. Communication between Primary PCI and the MCH occurs over DMI. Note that the Primary PCI bus is <b>not</b> PCI Bus 0 from a configuration standpoint.
SCI	System Control Interrupt. Used in ACPI protocol.
SEC	Single-bit Error Correct
SERR	An indication that an unrecoverable error has occurred on an I/O bus.
SMI	System Management Interrupt. Used to indicate any of several system conditions such as thermal sensor events, throttling activated, access to System Management RAM, chassis open, or other system state related activity.
Rank         A unit of DRAM corresponding to eight x8 SDRAM devices in parallel or four x16 SD devices in parallel, ignoring ECC. These devices are usually, but not always, mounter single side of a DIMM.	
TOLM Top Of Low Memory. The highest address below 4 GB for which a processor-in memory read or write transaction will create a corresponding cycle to DRAM memory interface.	
VCO	Voltage Controlled Oscillator

### **1.2 Reference Documents**

Document Name	Version	Availability
Intel® 3000 and 3010 Chipset Memory Controller Hub (MCH) Thermal/Mechanical Design Guidelines		NOTE
Advanced Configuration and Power Interface Specification	3.0	http://www.acpi.info/
PCI Express Specification	1.0a	http://www.pcisig.com/specifications
DDR2 JEDEC Component Spec		NOTE

Note: For the latest revision and documentation number, please contact your appropriate field representative.



### 1.3 MCH Overview

The MCH connects to the processor as shown in Figure 1-1. A major role of the MCH in a system is to manage the flow of information between its four interfaces: the processor interface (FSB), the system memory interface (DRAM controller), the DMI interface, and the PCI Express port. This includes arbitrating between FSB, DMI and PCI Express when each initiates an operation.

### 1.3.1 Host Interface

The MCH supports FSB speed of 533 MT/s (133 MHz), 800MT/s (200 MHz) and 1066 MT/s (266 MHz) using a scalable FSB Vcc\_CPU. Other MCH supported features of the host interface include: Hyper-Threading Technology (HT Technology), Pentium 4 and Pentium D processor FSB interrupt delivery, FSB Dynamic Bus Inversion (DBI), 12-deep In-Order Queue, and 1-deep Defer Queue.

The MCH supports 36-bit host addressing, decoding up to 8 GB of the processor's usable memory address space. Host initiated I/O cycles are decoded to PCI Express, DMI, or the MCH configuration space. Host initiated memory cycles are decoded to PCI Express, DMI or main memory. PCI Express device accesses to non-cacheable system memory are not snooped on the host bus. Memory accesses initiated from PCI Express using PCI semantics and from DMI to system SDRAM will be snooped on the host bus.

### 1.3.2 System Memory Interface

The MCH integrates a system memory DDR2 controller with two 64-bit wide interfaces.

Only Double Data Rate 2 (DDR2) memory is supported; consequently, the buffers support only SSTL\_1.8 V signal interfaces. The memory controller interface is fully configurable through a set of control registers. Features of the MCH memory controller include:

- Maximum memory size is 8 GB.
- The MCH System Memory Controller directly supports one or two channels of memory (each channel consisting of 64 data lines).
  - The memory channels are asymmetric: "Stacked" channels are assigned addresses serially. Channel B addresses are assigned after all Channel A addresses.
  - The memory channels are interleaved: Addresses are ping-ponged between the channels after each cache line (64 byte boundary).
- Supports DDR2 memory DIMM frequencies of 533 MHz and 667 MHz. The speed used in all channels is the speed of the slowest DIMM in the system.
- Available bandwidth up to 5.3 GB/s (DDR2 667) for single-channel mode or dualchannel asymmetric mode, and 10.7 GB/s (DDR2 667) for dual-channel interleaved mode.
- Supports two channels of ECC DDR2 DIMMs (Each channel consists of 64 data lines plus eight additional bits for ECC).
- Supports 256 Mb, 512 Mb and 1 Gb DDR2 technologies for x8 devices.
- Supports four banks for all DDR2 devices up to 512 Mb density. Supports eight banks for 1 Gb DDR2 devices.
- DDR2-667 4-4-4 is not supported.
- Supports only unbuffered DIMMs.



- Supports opportunistic refresh.
- In dual channel mode, the MCH supports 64 simultaneously open pages.
- SPD (Serial Presence Detect) scheme for DIMM detection support.
- Supports configurations defined in the JEDEC DDR2 DIMM specification only.
- Supports a burst length of 8 for single-channel and dual-channel interleaved and asymmetric operating modes.
- Supports Enhanced Memory Interleave.

### 1.3.3 Direct Media Interface (DMI)

Direct Media Interface (DMI) is the chip-to-chip connection between the MCH and the ICH. This high-speed interface integrates advanced priority-based servicing allowing for concurrent traffic and true isochronous transfer capabilities. Base functionality is completely software transparent permitting current and legacy software to operate normally.

To provide for true isochronous transfers and configurable Quality of Service (QoS) transactions, the ICH7 supports two virtual channels on DMI: VC0 and VC1. These two channels provide a fixed arbitration scheme where VC1 is always the highest priority. VC0 is the default conduit of traffic for DMI and is always enabled. VC1 must be specifically enabled and configured at both ends of the DMI link (i.e., the ICH7 and MCH).

Configuration registers for DMI, virtual channel support, and DMI active state power management (ASPM) are in the RCRB space in the MCH Register Description. Features of the DMI include:

- A chip-to-chip connection interface to ICH7
- 2 GB/s point-to-point DMI interface to ICH7 (1 GB/s each direction)
- 100 MHz reference clock (shared with PCI Express interface)
- 32-bit downstream addressing
- APIC and MSI interrupt messaging support. Will send Intel-defined "End Of Interrupt" broadcast message when initiated by the CPU.
- Message Signaled Interrupt (MSI) messages
- SMI, SCI and SERR event notification
- Legacy support for ISA regime protocol (PHOLD/PHOLDA) required for parallel port DMA, floppy drive, and LPC bus masters

### 1.3.4 PCI Express\* Interface(s)

The PCI Express port(s) supports a bi-directional transfer rate of 2.5 Gb/s for a theoretical bandwidth of 8 GB/s when in x16 mode. Features of the PCI Express port include:

- PCI Express port fully compatible to the *PCI Express Base Specification*, Revision 1.0a.
- Intel® 3000 chipset supports one x8 PCI Express port
- Intel® 3010 chipset supports two x8 PCI Express ports, or one x16 PCI Express port.
- Base PCI Express frequency of 2.5 Gb/s only



- Raw bit-rate on the data pins of 2.5 Gb/s, resulting in a real bandwidth per pair of 250 MB/s given the 8b/10b encoding used to transmit data across this interface
- Maximum theoretical realized bandwidth on interface of 4 GB/s in each direction simultaneously, for an aggregate of 8 GB/s when x16
- PCI Express Extended Configuration Space. The first 256 bytes of configuration space alias directly to the PCI Compatibility configuration space. The remaining portion of the fixed 4 KB block of memory-mapped space above that (starting at 100h) is known as extended configuration space.
- PCI Express Enhanced Addressing Mechanism accesses the device configuration space in a flat memory mapped fashion
- Automatic discovery, negotiation, and training of link out of reset
- Supports traditional PCI style traffic (asynchronous snooped, PCI ordering)
- Hierarchical PCI-compliant configuration mechanism for downstream devices (i.e., normal PCI 2.3 Configuration space as a PCI-to-PCI Bridge)
- Peer-to-peer Writes

### 1.3.5 System Interrupts

- Supports both 8259 and Pentium 4 processor FSB interrupt delivery mechanisms
- Supports interrupts signaled as upstream Memory Writes from PCI Express and DMI
  - MSIs routed directly to FSB
  - From I/OxAPICs
  - Provides redirection for IPI (Inter-Processor Interrupts) and upstream interrupts to the FSB

### 1.3.6 MCH Clocking

The differential Host clock (HCLKP/HCLKN) is set to 133/200/266 MHz, supporting transfer rates of 533/800/1066 MT/s, respectively. The Host PLL generates 2x, 4x, and 8x versions of the host clock for internal optimizations. The MCH core clock is synchronized to the host clock.

The internal and external Memory clocks of 266 and 333 MHz are generated from one of two MCH PLLs that use the Host clock as a reference. Also included are 2x and 4x clocks for internal optimizations.

The PCI Express core clock of 250 MHz is generated from separate PCI Express PLL. This clock uses the fixed 100 MHz Serial Reference Clock (GCLKP/GCLKN) for reference.

All of the above mentioned clocks are capable of tolerating Spread Spectrum clocking as defined in the Clock Generator Specification. Host, Memory, and PCI Express PLLs, and all associated internal clocks are disabled until PWROK is asserted.



### 1.3.7 Power Management

The MCH Power Management support includes:

- SMRAM space remapping to A0000h (128 KB)
- Supports extended SMRAM space above 256 MB, additional 1 MB TSEG from the Top of Low Usable DRAM (TOLUD), and cacheable (cacheability controlled by processor)
- ACPI Rev 1.0 compatible power management
- Supports processor states: C0 and C1
- Supports system states: S0, S4 and S5
- Supports processor Thermal Management 2 (TM2)
- Microsoft Windows\* NT Hardware Design Guide v1.0 compliant

-			
c	2	1	
	1		



# 2 Signal Description

This section provides a detailed description of MCH signals. The signals are arranged in functional groups according to their associated interface.

*Note:* Throughout this chapter, the symbol "†" indicates a signal that is Reserved on the Intel® 3000 chipset but is used by Intel® 3010 chipset.


The following notations are used to describe the signal type:

- PCIEPCI Express interface signals. These signals are compatible with PCI<br/>Express 1.0 Signaling Environment AC Specifications and are AC<br/>coupled. The buffers are not 3.3 V tolerant. Differential voltage spec =<br/>(|D+ D-|) \* 2 = 1.2 Vmax. Single-ended maximum = 1.5 V. Single-<br/>ended minimum = 0 V.
- **DMI** Direct Media Interface signals. These signals are compatible with PCI Express 1.0 Signaling Environment AC Specifications, but are DC coupled. The buffers are not 3.3 V tolerant. Differential voltage spec = (|D+ D-|) \* 2 = 1.2 Vmax. Single-ended maximum = 1.5 V. Single-ended minimum = 0 V.
- CMOS buffers. 1.5 V tolerant.
- COD CMOS Open Drain buffers. 2.5 V tolerant.
- HCSLHost Clock Signal Level buffers. Current mode differential pair.<br/>Differential typical swing = (|D+ D-|) \* 2 = 1.4 V. Single ended input<br/>tolerant from -0.35 V to 1.2 V. Typical crossing voltage 0.35 V.
- **HVCMOS** High Voltage CMOS buffers. 2.5 V tolerant.
- **HVIN** High Voltage CMOS input-only buffers. 3.3 V tolerant.
- **SSTL-1.8** Stub Series Termination Logic. These are 1.8 V output capable buffers. 1.8 V tolerant.
- A Analog reference or output. These signals may be used as a threshold voltage or for buffer compensation.





#### Figure 2-1. Signal Information Diagram





## 2.1 Host Interface Signals

Note:

Unless otherwise noted, the voltage level for all signals in this interface is tied to the termination voltage of the Host Bus ( $V_{TT}$ ).

Signal Name	Туре	Description		
HADS#	I/O GTL+	Address Strobe: The CPU bus owner asserts HADS# to indicate the first of two cycles of a request phase. The MCH can assert this signal for snoop cycles and interrupt messages.		
HBNR#	I/O GTL+	Block Next Request: This signal is used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the CPU bus pipeline depth.		
HBPRI#	O GTL+	<b>Priority Agent Bus Request:</b> The MCH is the only Priority Agent on the CPU bus. It asserts this signal to obtain the ownership of the address bus. This signal has priority over symmetric bus requests and will cause the current symmetric owner to stop issuing new transactions unless the HLOCK# signal was asserted.		
HBREQ0#	I/O GTL+	<b>Bus Request 0:</b> The MCH pulls the processor's bus HBREQO# signal low during HCPURST#. The processor samples this signal on the active-to-inactive transition of HCPURST#. The minimum setup time for this signal is 4 HCLKs. The minimum hold time is 2 HCLKs and the maximum hold time is 20 HCLKs. HBREQO# should be tristated after the hold time requirement has been satisfied.		
HCPURST#	O GTL+	<b>CPU Reset:</b> The HCPURST# pin is an output from the MCH. The MCH asserts HCPURST# while RSTIN# is asserted and for approximately 1 ms after RSTIN# is de-asserted. The HCPURST# allows the CPUs to begin execution in a known state. Note that the ICH7 must provide CPU frequency select strap setup and hold times around HCPURST#. This requires strict synchronization between MCH HCPURST# de-assertion and the ICH7 driving the straps.		
HDBSY#	I/O GTL+	<b>Data Bus Busy</b> : This signal is used by the data bus owner to hold the data bus for transfers requiring more than one cycle.		
HDEFER#	O GTL+	<b>Defer:</b> Signals that the MCH will terminate the transaction currently being snooped with either a deferred response or with a retry response.		
HDINV[3:0]#	I/O GTL+	Dynamic Bus Inversion: Driven alon HDINV[3:0]# indicate if the associated HDINV[3:0]# are asserted such that the electrically low (low voltage) within the exceeds 8.	d signals are inverted or not. he number of data bits driven	
		HDINV[x]#	Data Bits	
		HDINV[3]#	HD[63:48]#	
		HDINV[2]#	HD[47:32]#	
		HDINV[1]#	HD[31:16]#	
		HDINV[0]#	HD[15:0]#	
HDRDY#	I/O GTL+	Data Ready: This signal is asserted for each cycle that data is transferred.		
HEDRDY#	O GTL+	<b>Early Data Ready</b> : This signal indicates that the data phase of a read transaction will start on the bus exactly one common clock after assertion.		
HA[35:3]#	I/O GTL+	Host Address Bus: HA[35:3]# connect to the CPU address bus. During CPU cycles, the HA[35:3]# are inputs. The MCH drives HA[35:3]# during snoop cycles on behalf of DMI and PCI Express initiators. HA[35:3]# are transferred at 2x rate.		
HADSTB[1:0]#	I/O GTL+	Host Address Strobe: This signal is t transfer HA[31:3]# and HREQ[4:0] at	the source synchronous strobes used to the 2x transfer rate.	



Signal Name	Туре			Description	
HD[63:0]#	I/O GTL+	<b>Host Data:</b> These signals are connected to the CPU data bus. Data on HD[63:0]# is transferred at 4x rate. Note that the data signals may be inverted on the CPU bus, depending on the HDINV[3:0]# signals.			
HDSTBP[3:0]# HDSTBN[3:0]#	I/O GTL+	used to transfer These signals are	HD[63:0]# an e named this w falling edge of	es: The differential source d HDINV[3:0]# at 4x tra- vay because they are not both strobes. Hence, th ential.	ansfer rate. level sensitive. Data is
		Stro	bes	Data	Bits
		HDSTBP[3]#,	HDSTBN[3]#	HD[63:48]#	HDINV[3]#
		HDSTBP[2]#,	HDSTBN[2]#	HD[47:32]#	HDINV[2]#
		HDSTBP[1]#,	HDSTBN[1]#	HD[31:16]#	HDINV[1]#
		HDSTBP[0]#,	HDSTBN[0]#	HD[15:0]#	HDINV[0]#
HHIT#	I/O GTL+		ne. It is also dr	a caching agent holds an iven in conjunction with	
HHITM#	I/O GTL+	version of the re providing the lin	<b>Hit Modified:</b> This signal indicates that a caching agent holds a modified version of the requested line and that this agent assumes responsibility for providing the line. This signal is also driven in conjunction with HHIT# to extend the snoop window.		
HLOCK#	I/O GTL+	Host Lock: All CPU bus cycles sampled with the assertion of HLOCK# and HADS#, until the negation of HLOCK# must be atomic (i.e. no DMI or PCI Express accesses to DRAM are allowed when HLOCK# is asserted by the CPU).			
HPCREQ#	l GTL+ 2x	close the DRAM associated. The memory using th immediately clos returned. This al information on o an open page pr requesting agen	page of the mo MCH uses this he special "Aut se (Precharge) lows subseque ther DRAM pag ior to opening t during both f	I provides a "hint" to the emory read request with information to schedule oprecharge" attribute. Th the page after the read ent CPU requests to more ges, since it will no longe the proper page. HPCRE halves of Request Phase. he request phase.	which the hint is the read request to his causes the DRAM to data has been e quickly access r be necessary to close Q# is asserted by the
HREQ[4:0]#	I/O GTL+ 2x	<b>Host Request Command:</b> This signal defines the attributes of the request. HREQ[4:0]# are transferred at 2x rate. They are asserted by the requesting agent during both halves of Request Phase. In the first half the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second half the signals carry additional information to define the complete transaction type.			
HTRDY#	O GTL+	Host Target Ready: This signal indicates that the target of the CPU transaction is able to enter the data transfer phase.			
HRS[2:0]#	0	Response Signals: Those	Encoding	Respon	se type
	GTL+	Signals: These signals	000	Idle state	
		indicates type of response:	001	Retry response	
			010	Deferred response	
			011	Reserved (not driven by	y MCH)
			100	Hard Failure (not driver	n by MCH)
			101	No data response	
			110	Implicit Writeback	
			111	Normal data response	
BSEL[2:0]	I CMOS			assertion of RSTIN#, the ected frequency of the b	



Signal Name	Туре	Description
PM_BMBUSY#	I HVCMOS	Slew Rate Compensation Select: 1: Normal Operation - use Lookup table for slew compensation value. 0: Use SCOMP circuit for slew compensation value.
HRCOMP	I/O CMOS	<b>Host RCOMP:</b> This signal is used to calibrate the Host GTL+ I/O buffers. This signal is powered by the Host Interface termination rail (Vtt).
HSCOMP	I/O CMOS	Slew Rate Compensation: This signal provides compensation for the Host Interface.
HSWING	I A	<b>Host Voltage Swing:</b> This signal provides the reference voltage used by FSB RCOMP circuits. HSWING is used for the signals handled by HRCOMP.
HDVREF	I A	Host Reference Voltage: This signal is the reference voltage input for the Data signals of the Host GTL interface.
HACCVREF	I A	<b>Host Reference Voltage</b> . This signal is the reference voltage input for the Address and Common clock signals of the Host GTL interface.

## 2.2 DDR2 DRAM Channel A Interface

Signal Name	Туре	Description
SCB_A[7:0]	I/O SSTL-1.8 2x	ECC Check Byte: These signals are used for ECC.
SCLK_A[5:0]	O SSTL-1.8	<b>SDRAM Differential Clock:</b> (3 per DIMM) SCLK_A and its complement SCLK_A# signal make a differential clock pair output. The crossing of the positive edge of SCLK_A and the negative edge of its complement SCLK_A# are used to sample the command and control signals on the SDRAM.
SCLK_A[5:0]#	O SSTL-1.8	<b>SDRAM Complementary Differential Clock:</b> (3 per DIMM) These are the complementary differential DDR2 clock signals.
SCS_A[3:0]#	O SSTL-1.8	<b>Chip Select:</b> (1 per Rank) These signals select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.
SMA_A[13:0]	O SSTL-1.8	Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM
SBS_A[2:0]	O SSTL-1.8	<b>Bank Select:</b> These signals define which banks are selected within each SDRAM rank. DDR2: 1 Gb technology is 8 banks.
SRAS_A#	O SSTL-1.8	<b>Row Address Strobe:</b> This signal is used with SCAS_A# and SWE_A# (along with SCS_A#) to define the SDRAM commands.
SCAS_A#	O SSTL-1.8	<b>Column Address Strobe</b> : This signal is used with SRAS_A# and SWE_A# (along with SCS_A#) to define the SDRAM commands.
SWE_A#	O SSTL-1.8	Write Enable: This signal is used with SCAS_A# and SRAS_A# (along with SCS_A#) to define the SDRAM commands.
SDQ_A[63:0]	I/O SSTL-1.8 2x	Data Lines: SDQ_A signals interface to the SDRAM data bus.
SDM_A[7:0]	O SSTL-1.8 2x	<b>Data Mask:</b> When activated during writes, the corresponding data groups in the SDRAM are masked. There is one SDM_A signal for every data byte lane.
SDQS_A[8:0]	I/O SSTL-1.8 2x	<b>Data Strobes:</b> For DDR2, SDQS_A and its complement SDQS_A# signal make up a differential strobe pair. The data is captured at the crossing point of SDQS_A and its complement SDQS_A# during read and write transactions.



Signal Name	Туре	Description
SDQS_A[8:0]#	I/O SSTL-1.8 2x	<b>Data Strobe Complements:</b> These are the complementary DDR2 strobe signals.
SCKE_A[3:0]	O SSTL-1.8	<b>Clock Enable:</b> (1 per Rank) SCKE_A is used to initialize the SDRAMs during power-up, and to power-down SDRAM ranks.
SODT_A[3:0]	O SSTL-1.8	<b>On Die Termination</b> : These signals are Active On-die Termination control signals for DDR2 devices.

## 2.3 DDR2 DRAM Channel B Interface

Signal Name	Туре	Description
SCB_B[7:0]	I/O SSTL-1.8 2x	ECC Check Byte: These signals are used for ECC.
SCLK_B[5:0]	O SSTL-1.8	<b>SDRAM Differential Clock:</b> (3 per DIMM) SCLK_B and its complement SCLK_B# signal make a differential clock pair output. The crossing of the positive edge of SCLK_B and the negative edge of its complement SCLK_B# are used to sample the command and control signals on the SDRAM.
SCLK_B[5:0]#	O SSTL-1.8	<b>SDRAM Complementary Differential Clock:</b> (3 per DIMM) These are the complementary Differential DDR2 Clock signals.
SCS_B[3:0]#	0 SSTL-1.8	Chip Select: (1 per Rank) These signals select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank
SMA_B[13:0]	O SSTL-1.8	Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM
SBS_B[2:0]	O SSTL-1.8	<b>Bank Select:</b> These signals define which banks are selected within each SDRAM rank. DDR2: 1 Gb technology is 8 banks.
SRAS_B#	O SSTL-1.8	<b>Row Address Strobe:</b> This signal is used with SCAS_B# and SWE_B# (along with SCS_B#) to define the SDRAM commands
SCAS_B#	O SSTL-1.8	<b>Column Address Strobe:</b> This signal is used with SRAS_B# and SWE_B# (along with SCS_B#) to define the SDRAM commands.
SWE_B#	O SSTL-1.8	Write Enable: This signal is used with SCAS_B# and SRAS_B# (along with SCS_B#) to define the SDRAM commands.
SDQ_B[63:0]	I/O SSTL-1.8 2x	Data Lines: SDQ_B signals interface to the SDRAM data bus
SDM_B[7:0]	0 SSTL-1.8 2x	<b>Data Mask:</b> When activated during writes, the corresponding data groups in the SDRAM are masked. There is one SBDM for every data byte lane.
SDQS_B[8:0]	I/O SSTL-1.8 2x	<b>Data Strobes:</b> For DDR2, SDQS_B and its complement SDQS_B# make up a differential strobe pair. The data is captured at the crossing point of SDQS_B and its complement SDQS_B# during read and write transactions.
SDQS_B[8:0]#	I/O SSTL-1.8 2x	<b>Data Strobe Complements:</b> These are the complementary DDR2 strobe signals.
SCKE_B[3:0]	O SSTL-1.8	<b>Clock Enable:</b> (1 per Rank) SCKE_B is used to initialize the SDRAMs during power-up, and to power-down SDRAM ranks.
SODT_B[3:0]	O SSTL-1.8	<b>On Die Termination</b> : These signals are Active On-die Termination control signals for DDR2 devices.



### 2.4 DDR2 DRAM Reference and Compensation

Signal Name	Туре	Description
SRCOMP[1:0]	1/0	System Memory RCOMP
SOCOMP[1:0]	I/O A	DDR2 On-Die DRAM Over Current Detection (OCD) driver compensation
SMVREF[1:0]	I A	<b>SDRAM Reference Voltage:</b> Reference voltage inputs for DQ, CB, DQS, and DQS# input signals.

## 2.5 PCI Express\* Interface Signals

Unless otherwise specified, PCI Express signals are AC coupled, so the only voltage specified is a maximum 1.2 V differential swing.

Signal Name	Туре	Description
EXP_RXON[7:0] EXP_RXOP[7:0] EXP_RX1N[7:0] EXP_RX1P[7:0]	I PCIE	PCI Express Receive Differential Pair
EXP_TXON[7:0] EXP_TXOP[7:0] EXP_TX1N[7:0] EXP_TX1P[7:0]	O PCIE	PCI Express Transmit Differential Pair
EXP_COMPO	I A	PCI Express Output Current Compensation
EXP_COMPI	I A	PCI Express Input Current Compensation
EXP_SLR	I CMOS	PCI Express Static Lane Reversal: MCH's PCI Express lane numbers are reversed.         0: MCH's PCI Express lane numbers are reversed         1: Normal operation
PRIPRSNT#†	I/O GTL+	<ul> <li>Primary Slot Present Strap: PCI Express Card Present in Primary slot</li> <li>O: Primary PCI Express Card Present</li> <li>1: Primary PCI Express Card Not Present</li> <li>Output Only when in XORTEST mode.</li> </ul>
DPEN#†	I/O GTL+	Secondary Slot Present Strap: PCI Express Card Present in Secondary slot0: Secondary PCI Express Card Present1: Secondary PCI Express Card Not Present Output Only when in XORTEST mode.



## 2.6 Clocks, Reset, and Miscellaneous

Signal Name	Туре	Description
Signal Name	Type	Description
HCLKP HCLKN	I HCSL	<b>Differential Host Clock In:</b> These pins receive a differential host clock from the external clock synthesizer. This clock is used by all of the MCH logic that is in the Host clock domain. Memory domain clocks are also derived from this source.
GCLKP GCLKN	I HCSL	<b>Differential PCI Express Clock In:</b> These pins receive a differential 100 MHz Serial Reference Clock from the external clock synthesizer. This clock is used to generate the clocks necessary for the support of PCI Express.
RSTIN#	I HVIN	<b>Reset In:</b> When asserted, this signal will asynchronously reset the MCH logic. This signal is connected to the PCIRST# output of the ICH7. All PCI Express output signals will also tri-state compatible to <i>PCI Express Specification</i> Rev 1.0a. This signal is 3.3V tolerant.
PWROK	I HVIN	<b>Power OK:</b> When asserted, PWROK is an indication to the MCH that core power has been stable for at least 10 $\mu s.$
EXTTS#	I HVCMOS	<b>External Thermal Sensor Input:</b> This signal may connect to a precision thermal sensor located on or near the DIMMs. If the system temperature reaches a dangerously high value, then this signal can be used to trigger the start of system thermal management. This signal is activated when an increase in temperature causes a voltage to cross some threshold in the sensor.
ICH_SYNC#	0 HVCMOS	<b>ICH Sync:</b> This signal is connected to the MCH_SYNCH# signal on the ICH7.
XORTEST	I/O GTL+	<b>XOR Test:</b> This signal is used for Bed of Nails testing by OEMs to execute XOR Chain test.
ALLZTEST	I/O GTL+	All Z Test: This signal is used for Bed of Nails testing by OEMs to execute ALL Z test.

## 2.7 Direct Media Interface (DMI)

EDS Signal Name	Туре	Description
DMI_RXP[3:0] DMI_RXN[3:0]	I DMI	Direct Media Interface: Receive differential pair (Rx)
DMI_TXP[3:0] DMI_TXN[3:0]	O DMI	Direct Media Interface: Transmit differential pair (Tx)

### 2.8 Power, Ground

Name	Voltage	Description
VCC	1.5 V	Core Power
VTT	1.2 V	Processor System Bus Termination Power
VCC_EXP	1.5 V	PCI Express and DMI Power
VCCSM	1.8 V	System Memory Power
VCCA_3GBG	2.5 V	PCI Express and DMI Analog Bandgap
VCC2	2.5 V	2.5 V CMOS Power
VCCA_EXPPLL	1.5 V	PCI Express PLL Analog Power
VCCA_HPLL	1.5 V	Host PLL Analog Power
VCCA_SMPLL	1.5 V	System Memory PLL Analog Power
VSS	0 V	Ground

### 2.9 Reset States and Pull-up/Pull-downs

This section describes the expected states of the MCH I/O buffers during and immediately after the assertion of RSTIN#. This table only refers to the contributions on the interface from the MCH and does NOT reflect any external influence (such as external pull-up/pull-down resistors or external drivers).

DRIVE	Strong drive (to normal value supplied by core logic if not otherwise stated)
TEDNA	Nemeral terretion devices and turned on

- **TERM**: Normal termination devices are turned on
- LV: Low voltage
- HV: High voltage
- IN: Input buffer enabled
- TRI: Tri-state
- **PU**: Weak internal pull-up:  $7.2 \text{ K}\Omega 11.1 \text{ K}\Omega$ , unless otherwise specified
- **PD**: Weak internal pull-down:  $600 \Omega 880 \Omega$  unless otherwise specified
- **CMCT**: Common Mode Center Tapped. Differential signals are weakly driven to the common mode central voltage.
- **STRAP**: Strap input sampled on the asserting edge of PWROK.



Interface	Signal Name	1/0	State During RSTIN# Assertion	State After RSTIN# Deassertion	Pull-up∕ Pull-down
HOST	HCPURST#	0	DRIVE LV	TERM HV after approximately 1ms	
	HADSTB[1:0]#	1/0	TERM HV	TERM HV	
	HA[35:3]#	1/0	TERM HV STRAP	POC	
	HD[63:0]#	1/0	TERM HV	TERM HV	
	HDSTBP[3:0]#	1/0	TERM HV	TERM HV	
	HDSTBN[3:0]#	1/0	TERM HV	TERM HV	
	HDINV[3:0]#	1/0	TERM HV	TERM HV	
	HADS#	1/0	TERM HV	TERM HV	
	HBNR#	1/0	TERM HV	TERM HV	
	HBPRI#	0	TERM HV	TERM HV	
	HDBSY#	1/0	TERM HV	TERM HV	
	HDEFER#	0	TERM HV	TERM HV	
	HDRDY#	1/0	TERM HV	TERM HV	
	HEDRDY#	0	TERM HV	TERM HV	
	HHIT#	1/0	TERM HV	TERM HV	
	HHITM#	1/0	TERM HV	TERM HV	
	HLOCK#	1/0	TERM HV	TERM HV	
	HREQ[4:0]#	1/0	TERM HV	TERM HV	
	HTRDY#	0	TERM HV	TERM HV	
	HRS[2:0]#	0	TERM HV	TERM HV	
	HBREQ0#	0	TERM HV	TERM HV	
	HPCREQ#	I	TERM HV	TERM HV	
	HDVREF	I	IN	IN	
	HRCOMP	1/0	TRI	TRI after RCOMP	RCOMP
	HSWING	I	IN	IN	
	HSCOMP	1/0	TRI	TRI	
	HACCVREF	I	IN	IN	
	PM_BMBUSY#	I	TERM HV STRAP	HV	Short to ground



Interface	Signal Name	1/0	State During RSTIN# Assertion	State After RSTIN# Deassertion	Pull-up∕ Pull-down
SYSTEM	SCLK_A[5:0]	0	TRI	TRI	
MEMORY (Channel A)	SCLK_A[5:0]#	0	TRI	TRI	
	SCS_A[3:0]#	0	TRI	TRI	
	SMA_A[13:0]	0	TRI	TRI	
	SBS_A[2:0]	0	TRI	TRI	
	SRAS_A#	0	TRI	TRI	
	SCAS_A#	0	TRI	TRI	
	SWE_A#	0	TRI	TRI	
	SDQ_A[63:0]	1/0	TRI	TRI	
	SCB_A[7:0]	1/0	TRI	TRI	
	SDM_A[7:0]	0	TRI	TRI	
	SDQS_A[8:0]	1/0	TRI	TRI	
	SDQS_A[8:0]#	1/0	TRI	TRI	
	SCKE_A[3:0]	0	LV	LV	
	SODT_A[3:0]	0	LV	LV	
SYSTEM	SCLK_B[5:0]	0	TRI	TRI	
MEMORY (Channel B)	SCLK_B[5:0]#	0	TRI	TRI	
	SCS_B[3:0]#	0	TRI	TRI	
	SMA_B[13:0]	0	TRI	TRI	
	SBS_B[2:0]	0	TRI	TRI	
	SRAS_B#	0	TRI	TRI	
	SCAS_B#	0	TRI	TRI	
	SWE_B#	0	TRI	TRI	
	SDQ_B[63:0]	1/0	TRI	TRI	
	SCB_B[7:0]	1/0	TRI	TRI	
	SDM_B[7:0]	0	TRI	TRI	
	SDQS_B[8:0]	1/0	TRI	TRI	
	SDQS_B[8:0]#	1/0	TRI	TRI	
	SCKE_B[3:0]	0	LV	LV	
	SODT_B[3:0]	0	LV	LV	
SYSTEM	SRCOMP0	1/0	TRI	TRI after RCOMP	
MEMORY (Misc.)	SRCOMP1	1/0	TRI	TRI after RCOMP	
	SVREF[1:0]	I	IN	IN	
	SOCOMP[1:0]	1/0	TRI	TRI	External 40 Ω resistor to ground



Interface	Signal Name	1/0	State During RSTIN# Assertion	State After RSTIN# Deassertion	Pull-up∕ Pull-down
PCI EXPRESS	EXP_RX0N[7:0] EXP_RX1N[7:0]†	I	СМСТ	СМСТ	
	EXP_RX0P[7:0] EXP_RX1P[7:0]†	I	CMCT	СМСТ	
	EXP_TX0N[7:0] EXP_TX1N[7:0]†	0	CMCT 1.0V	CMCT 1.0V	
	EXP_TX0P[7:0] EXP_TX1P[7:0]†	0	CMCT 1.0V	CMCT 1.0V	
	EXP_COMPO	0	TRI	TRI	
	EXP_COMPI	I	TRI	TRI	
	EXP_SLR	1/0	TERM HV STRAP	TERM HV	
	PRIPRSNT#†	1/0	TERM HV STRAP	TRI	Internal PU
	DPEN#†	1/0	TERM HV STRAP	TRI	
DMI	DMI_RXN[3:0]	I	СМСТ	CMCT	
	DMI_RXP[3:0]	I	СМСТ	CMCT	
	DMI_TXN[3:0]	0	CMCT 1.0V	CMCT 1.0V	
	DMI_TXP[3:0]	0	CMCT 1.0V	CMCT 1.0V	
CLOCK	HCLKN	I	IN	IN	
	HCLKP	I	IN	IN	
	GCLKN	I	IN	IN	
	GCLKP	I	IN	IN	
	DREFCLKN	I	IN	IN	
	DREFCLKP	I	IN	IN	
MISC.	RSTIN#	I	IN	IN	
	PWROK	I	HV	HV	
	ICH_SYNC#	0	PU	PU	INT 10 KΩ PU
	EXTTS#	I	IN	IN	
	BSEL[2:0]	1/0	TRI STRAP	TRI	
	XORTEST	1/0	TERM HV STRAP	TERM HV	
	ALLZTEST	1/0	TERM HV STRAP	TERM HV	

§



# **3** MCH Register Description

The MCH contains two sets of software accessible registers, accessed via the Host CPU I/O address space: Control registers and internal configuration registers.

- Control registers are I/O mapped into the CPU I/O space, which control access to PCI and PCI Express configuration space (see Section 3.5).
- Internal configuration registers residing within the MCH are partitioned into two logical device register sets ("logical" since they reside within a single physical device). The first register set is dedicated to Host Bridge functionality (i.e. DRAM configuration, other chipset operating parameters and optional features). The second register block is dedicated to Host-to-PCI Express Bridge functions (controls PCI Express interface configurations and operating parameters).

The MCH internal registers (I/O Mapped, Configuration and PCI Express Extended Configuration registers) are accessible by the processor. The registers that reside within the lower 256 bytes of each device can be accessed as Byte, Word (16-bit), or DWord (32-bit) quantities, with the exception of CONFIG\_ADDRESS, which can only be accessed as a DWord. All multi-byte numeric fields use "little-endian" ordering (i.e., lower addresses contain the least significant parts of the field). Registers which reside in bytes 256 through 4095 of each device may only be accessed using memory-mapped transactions in DWord (32-bit) quantities.

Some of the MCH registers described in this section contain reserved bits. These bits are labeled "Reserved". Software must deal correctly with fields that are reserved. On reads, software must use appropriate masks to extract the defined bits and not rely on reserved bits being any particular value. On writes, software must ensure that the values of reserved bit positions are preserved. That is, the values of reserved bit positions and then written back. Note the software does not need to perform read, merge, and write operation for the configuration address register.

In addition to reserved bits within a register, the MCH contains address locations in the configuration space of the Host Bridge entity that are marked either "Reserved" or "Intel Reserved". The MCH responds to accesses to "Reserved" address locations by completing the host cycle. When a "Reserved" register location is read, a zero value is returned. ("Reserved" registers can be 8-, 16-, or 32-bits in size). Writes to "Reserved" registers have no effect on the MCH. Registers that are marked as "Intel Reserved" must not be modified by system software. Writes to "Intel Reserved" registers may cause system failure. Reads from "Intel Reserved" registers may return a non-zero value.

Upon a Full Reset, the MCH sets its entire set of internal configuration registers to predetermined default states. Some register values at reset are determined by external strapping options. The default state represents the minimum functionality feature set required to successfully bringing up the system. Hence, it does not represent the optimal system configuration. It is the responsibility of the system initialization software (usually BIOS) to properly determine the DRAM configurations, operating parameters and optional system features that are applicable, and to program the MCH registers accordingly.



## 3.1 Register Terminology

The following table shows the register-related terminology that is used.

Item	Description
RO	Read Only bit(s). Writes to these bits have no effect.
RO/S	Read Only / Sticky. Writes to these bits have no effect. These are status bits only. Bits are not returned to their default values by "warm" reset, but will be reset with a cold/ complete reset (for PCI Express related bits, a cold reset is "Power Good Reset" as defined in the PCI Express specification).
RS/WC	Read Set / Write Clear bit(s). These bits are set to '1' when read and then will continue to remain set until written. A write of '1' clears (sets to '0') the corresponding bit(s) and a write of '0' has no effect.
R/W	Read / Write bit(s). These bits can be read and written.
R/WC	Read / Write Clear bit(s). These bits can be read. Internal events may set this bit. A write of '1' clears (sets to '0') the corresponding bit(s) and a write of '0' has no effect.
R/WC/S	Read / Write Clear / Sticky bit(s). These bits can be read. Internal events may set this bit. A write of '1' clears (sets to '0') the corresponding bit(s) and a write of '0' has no effect. Bits are not cleared by "warm" reset, but will be reset with a cold/complete reset (for PCI Express related bits a cold reset is "Power Good Reset" as defined in the <i>PCI Express</i> <i>Specification</i> ).
R/W/L	Read / Write / Lockable bit(s). These bits can be read and written. Additionally, there is a bit (which may or may not be a bit marked R/W/L) that, when set, prohibits this bit field from being writeable (bit field becomes Read Only).
R/W/S	Read / Write / Sticky bit(s). These bits can be read and written. Bits are not cleared by "warm" reset, but will be reset with a cold/complete reset (for PCI Express related bits a cold reset is "Power Good Reset" as defined in the <i>PCI Express Specification</i> ).
R/WSC	Read / Write Self Clear bit(s). These bits can be read and written. When the bit is '1', hardware may clear the bit to '0' based upon internal events, possibly sooner than any subsequent read could retrieve a '1'.
R/WSC/L	Read / Write Self Clear / Lockable bit(s). These bits can be read and written. When the bit is '1', hardware may clear the bit to '0' based upon internal events, possibly sooner than any subsequent read could retrieve a '1'. Additionally there is a bit (which may or may not be a bit marked R/W/L) that, when set, prohibits this bit field from being writeable (bit field becomes Read Only).
R/WO	Write Once bit(s). Once written, bits with this attribute become Read Only. These bits can only be cleared by a Reset.
W	Write Only. Whose bits may be written, but will always-return zeros when read. They are used for write side effects. Any data written to these registers cannot be retrieved.




### 3.2 Platform Configuration

In platforms that support DMI (such as this MCH) the configuration structure is significantly different from previous hub architectures. The DMI physically connects the MCH and the ICH7; so, from a configuration standpoint, the DMI is logically PCI bus 0. As a result, all devices internal to the MCH and the ICH7 appear to be on PCI bus 0.

*Note:* The ICH7 internal LAN controller does not appear on bus 0; it appears on the external PCI bus and this number is configurable.

The system's primary PCI expansion bus is physically attached to the ICH7 and, from a configuration perspective, appears to be a hierarchical PCI bus behind a PCI-to-PCI bridge; therefore, it has a programmable PCI Bus number. The PCI Express link appears to system software to be a real PCI bus behind a PCI-to-PCI bridge that is a device resident on PCI bus 0.

*Note:* A physical PCI bus 0 does not exist; DMI and the internal devices in the MCH and ICH7 logically constitute PCI Bus 0 to configuration software. This is shown in Section 3-1.



#### Figure 3-1. Conceptual Platform PCI Configuration Diagram

NOTE 1: Device 3 is for Intel® 3010 chipset only.


The MCH contains two (three for Intel® 3010 chipset) PCI devices within a single physical component. The configuration registers for the two devices are mapped as devices residing on PCI bus 0.

- **Device 0:** Host Bridge/DRAM Controller. Logically this appears as a PCI device residing on PCI bus 0. Device 0 contains the standard PCI header registers, PCI Express base address register, DRAM control (including thermal/throttling control), and configuration for the DMI and other MCH specific registers.
- Device 1 and Device 3 (Device 3 is for Intel® 3010 chipset only): Host-PCI Express Bridge. Logically this appears as a "virtual" PCI-to-PCI bridge residing on PCI bus 0 and is compatible with *PCI Express Specification* Rev 1.0a. Device 1 and 3 contains the standard PCI-to-PCI bridge registers and the standard PCI Express/PCI configuration registers (including the PCI Express memory address mapping). It also contains Isochronous and Virtual Channel controls in the PCI Express extended configuration space.



Note: Throughout this document, Device 3 is for Intel® 3010 chipset only.

Figure 3-2. **Register Organization** 



#### Notes:

- 1
- Very high level representation. Many details omitted. Only Device 1 (and Device 3) utilizes PCI Express extended configuration space. 2.
- 3. Device 0 utilizes only standard PCI configuration space.
- Hex numbers represent address range size and not actual locations. 4.



#### Table 3-1. Device Number Assignment for Internal MCH Devices

MCH Function	Device#
Host Bridge / DRAM Controller	Device 0
Host-to-PCI Express Bridge (virtual P2P)	Device 1 and 3

## 3.3 Configuration Mechanism

The processor is the originator of configuration cycles so the FSB is the only interface in the platform where these mechanisms are used. The MCH translates transactions received through both configuration mechanisms to the same format.

#### 3.3.1 Standard PCI Configuration Mechanism

The following is the mechanism for translating processor I/O bus cycles to configuration cycles.

The PCI Specification defines a slot based "configuration space" that allows each device to contain up to 8 functions with each function containing up to 256 8-bit configuration registers. The PCI specification defines two bus cycles to access the PCI configuration space: Configuration Read and Configuration Write. Memory and I/O spaces are supported directly by the CPU. Configuration space is supported by a mapping mechanism implemented within the MCH.

The configuration access mechanism makes use of the CONFIG\_ADDRESS Register (at I/O address 0CF8h through 0CFBh) and the CONFIG\_DATA Register (at I/O address 0CFCh through 0CFFh). To reference a configuration register a DWord I/O write cycle is used to place a value into CONFIG\_ADDRESS that specifies the PCI bus, the device on that bus, the function within the device, and a specific configuration register of the device function being accessed. CONFIG\_ADDRESS[31] must be 1 to enable a configuration cycle. CONFIG\_DATA then becomes a window into the four bytes of configuration space specified by the contents of CONFIG\_ADDRESS. Any read or write to CONFIG\_DATA will result in the MCH translating the CONFIG\_ADDRESS into the appropriate configuration cycle.

The MCH is responsible for translating and routing the CPU's I/O accesses to the CONFIG\_ADDRESS and CONFIG\_DATA registers to internal MCH configuration registers, DMI or PCI Express.




#### 3.3.2 PCI Express Enhanced Configuration Mechanism

PCI Express extends the configuration space to 4096 bytes per device/function as compared to 256 bytes allowed by PCI Specification Revision 2.3. PCI Express configuration space is divided into a PCI 2.3 compatible region, which consists of the first 256 B of a logical device's configuration space and a PCI Express extended region, which consists of the remaining configuration space.

The PCI compatible region can be accessed using either the Standard PCI Configuration Mechanism or the PCI Express Enhanced Configuration Mechanism described in this section. The extended configuration registers may only be accessed using the PCI Express enhanced configuration access mechanism. To maintain compatibility with PCI configuration addressing mechanisms, system software must access the extended configuration space using 32-bit operations (32-bit aligned) only. These 32-bit operations include byte enables allowing only appropriate bytes within the Dword to be accessed. Locked transactions to the PCI Express memory mapped configuration address space are not supported. All changes made using either access mechanism are equivalent.

The PCI Express Enhanced Configuration Mechanism utilizes a flat memory-mapped address space to access device configuration registers. This address space is reported by the system firmware to the operating system. There is a register, PCIEXBAR, that defines the base address for the 256 MB block of addresses below top of addressable memory (currently 8 GB) for the configuration space associated with all buses, devices and functions that are potentially a part of the PCI Express root complex hierarchy. PCIEXBAR register has controls to limit the size of this reserved memory mapped space. 256 MB is the amount of address space required to reserve space for every bus, device, and function that could possibly exist. Options for 128 MB and 64 MB exist in order to free up those addresses for other uses. In these cases the number of buses and all of their associated devices and functions are limited to 128 or 64 buses respectively.

The PCI Express Configuration Transaction Header includes an additional 4 bits (ExtendedRegisterAddress[3:0]) between the Function Number and Register Address fields to provide indexing into the 4 KB of configuration space allocated to each potential device. For PCI Compatible Configuration Requests, the Extended Register Address field must be all zeros.



#### Figure 3-3. Memory Map to PCI Express Device Configuration Space



As with PCI devices, each device is selected based on decoded address information that is provided as a part of the address portion of Configuration Request packets. A PCI Express device will decode all address information fields (bus, device, function, and extended address numbers) to provide access to the correct register.

To access this space (steps 1, 2 and 3 are done only once by BIOS),


- 1. Use the PCI compatible configuration mechanism to enable the PCI Express enhanced configuration mechanism by writing 1 to bit 0 of the PCIEXBAR register.
- 2. Use the PCI compatible configuration mechanism to write an appropriate PCI Express base address into the PCIEXBAR register.
- 3. Calculate the host address of the register you wish to set using (PCI Express base + (bus number \* 1 MB) + (device number \* 32 KB) + (function number \* 4 KB) + (1 B \* offset within the function) = host address).
- 4. Use a memory write or memory read cycle to the calculated host address to write or read that register.

# **3.4 Routing Configuration Accesses**

The MCH supports two PCI related interfaces: DMI and PCI Express. The MCH is responsible for routing PCI and PCI Express configuration cycles to the appropriate device that is an integrated part of the MCH or to one of these two interfaces. Configuration cycles to the ICH7 internal devices and Primary PCI (including downstream devices) are routed to the ICH7 via DMI. Configuration cycles to both the PCI compatibility configuration space and the PCI Express extended configuration space are routed to the PCI Express port device or associated link.









#### 3.4.1 Internal Device Configuration Accesses

The MCH decodes the Bus Number (bits 23:16) and the Device Number fields of the CONFIG\_ADDRESS register. If the Bus Number field of CONFIG\_ADDRESS is 0 the configuration cycle is targeting a PCI Bus #0 device.

If the targeted PCI Bus #0 device exists in the MCH and is not disabled, the configuration cycle is claimed by the appropriate device.

#### 3.4.2 Bridge Related Configuration Accesses

Configuration accesses on PCI Express or DMI are PCI Express Configuration TLPs (Transaction Layer Packets):

Bus Number [7:0] is Header Byte 8 [7:0] Device Number [4:0] is Header Byte 9 [7:3] Function Number [2:0] is Header Byte 9 [2:0]

And special fields for this type of TLP:

Extended Register Number [3:0] is Header Byte 10 [3:0] Register Number [5:0] is Header Byte 11 [7:2]

See the PCI Express specification for more information on both the PCI 2.3 compatible and PCI Express Enhanced Configuration Mechanism and transaction rules.

#### 3.4.2.1 PCI Express Configuration Accesses

When the Bus Number of a type 1 Standard PCI Configuration cycle or PCI Express Enhanced Configuration access matches the Device #1 or #3 Secondary Bus Number, a PCI Express Type 0 Configuration TLP is generated on the PCI Express link targeting the device directly on the opposite side of the link. This should be Device #0 on the bus number assigned to the PCI Express link (likely Bus #1).

The device on other side of link must be Device #0. The MCH will Master Abort any Type 0 Configuration access to a non-zero Device number. If there is to be more than one device on that side of the link there must be a bridge implemented in the downstream device.

When the Bus Number of a type 1 Standard PCI Configuration cycle or PCI Express Enhanced Configuration access is within the claimed range (between the upper bound of the bridge device's Subordinate Bus Number register and the lower bound of the bridge device's Secondary Bus Number register) but does not match the Device #1 or #3 Secondary Bus Number, a PCI Express Type 1 Configuration TLP is generated on the secondary side of the PCI Express link.

PCI Express Configuration Writes:

- Internally, the host interface unit translates writes to PCI Express extended configuration space to configuration writes on the backbone.
- Writes to extended space are posted on the FSB, but non-posted on the PCI Express or DMI (i.e. translated to configuration writes)



#### 3.4.2.2 DMI Configuration Accesses

Accesses to disabled MCH internal devices, bus numbers not claimed by the Host-PCI Express bridge, or PCI Bus #0 devices not part of the MCH (#2 through #31) will be subtractively decoded to the ICH7 and consequently be forwarded over the DMI via a PCI Express configuration TLP.

If the Bus Number is zero, the MCH will generate a Type 0 Configuration Cycle TLP on DMI. If the Bus Number is non-zero, and falls outside the range claimed by the Host-PCI Express bridge, the MCH will generate a Type 1 Configuration Cycle TLP on DMI.

The ICH7 routes configurations accesses in a manner similar to the MCH. The ICH7 decodes the configuration TLP and generates a corresponding configuration access. Accesses targeting a device on PCI Bus #0 may be claimed by an internal device. The ICH7 compares the non-zero Bus Number with the Secondary Bus Number and Subordinate Bus Number registers of its PCI-to-PCI bridges to determine if the configuration access is meant for Primary PCI, one of the ICH7's devices, the DMI, or some other downstream PCI bus or PCI Express link.

Configuration accesses that are forwarded to the ICH7, but remain unclaimed by any device or bridge will result in a master abort.

# 3.5 I/O Mapped Registers

The MCH contains two registers that reside in the CPU I/O address space: the Configuration Address (CONFIG\_ADDRESS) Register and the Configuration Data (CONFIG\_DATA) Register. The Configuration Address Register enables/disables the configuration space and determines what portion of configuration space is visible through the Configuration Data window.



#### 3.5.1 CONFIG\_ADDRESS—Configuration Address Register

I/O Address: Default Value:	0CF8h-0CFBh Accessed as a DW 00000000h
Access:	R/W
Size:	32 bits

CONFIG\_ADDRESS is a 32-bit register that can be accessed only as a DWord. A Byte or Word reference will "pass through" the Configuration Address Register and DMI onto the Primary PCI bus as an I/O cycle. The CONFIG\_ADDRESS register contains the Bus Number, Device Number, Function Number, and Register Number for which a subsequent configuration access is intended.

Bit	Access & Default	Description	
31	R/W	Configuration Enable (CFGE)	
	Ob	<ul><li>1 = Enable. Accesses to PCI configuration space are enabled.</li><li>0 = Disable.</li></ul>	
30:24		Reserved	
23:16	R/W	Bus Number	
	00h	If the Bus Number is programmed to 00h the target of the Configuration Cycle is a PCI Bus #0 agent. If this is the case and the MCH is not the target (i.e. the device number is $\geq$ 2), then a DMI Type 0 Configuration Cycle is generated.	
		If the Bus Number is non-zero, and does not fall within the ranges enumerated by device 1 or 3's SECONDARY BUS NUMBER or SUBORDINATE BUS NUMBER Register, then a DMI Type 1 Configuration Cycle is generated.	
		If the Bus Number is non-zero and matches the value programmed into the SECONDARY BUS NUMBER Register of device 1 or 3, a Type 0 PCI configuration cycle will be generated on PCI Express.	
		If the Bus Number is non-zero, greater than the value in the SECONDARY BUS NUMBER register of device 1 or 3 and less than or equal to the value programme into the SUBORDINATE BUS NUMBER Register of device 1 or 3 a Type 1 PCI configuration cycle will be generated on PCI Express.	
		This field is mapped to byte 8 [7:0] of the request header format during PCI Express Configuration cycles and A[23:16] during the DMI Type 1 configuration cycles.	
15:11	R/W	Device Number	
	00h	This field selects one agent on the PCI bus selected by the Bus Number. When the Bus Number field is "00" the MCH decodes the Device Number field. The MCH is always Device Number 0 for the Host bridge entity, Device Number 1 for the Host-PCI Express entity. Therefore, when the Bus Number =0 and the Device Number equals 0, 1 or 3 the internal MCH devices are selected. This field is mapped to byte 6 [7:3] of the request header format during PCI Express	
		Configuration cycles and A [15:11] during the DMI configuration cycles.	
10:8	R/W	Function Number	
	000b	This field allows the configuration registers of a particular function in a multi- function device to be accessed. The MCH ignores configuration cycles to its internal devices if the function number is not equal to 0.	
		This field is mapped to byte 6 [2:0] of the request header format during PCI Express Configuration cycles and A[10:8] during the DMI configuration cycles.	
7:2	R/W	Register Number	
	00h	This field selects one register within a particular Bus, Device, and Function as specified by the other fields in the Configuration Address Register.	
		This field is mapped to byte 7 [7:2] of the request header format during PCI Express Configuration cycles and $A$ [7:2] during the DMI Configuration cycles.	
1:0		Reserved	



#### 3.5.2 CONFIG\_DATA—Configuration Data Register

I/O Address:	
Default Value:	
Access:	
Size:	

0CFCh-0CFFh 00000000h R/W 32 bits

CONFIG\_DATA is a 32-bit read/write window into configuration space. The portion of configuration space that is referenced by CONFIG\_DATA is determined by the contents of CONFIG\_ADDRESS.

Bit	Access & Default	Description
31:0	R/W 0000 0000 h	<b>Configuration Data Window (CDW)</b> If bit 31 of CONFIG_ADDRESS is 1, any I/O access to the CONFIG_DATA register will produce a configuration transaction using the contents of CONFIG_ADDRESS to determine the bus, device, function, and offset of the register to be accessed.

§



# 4 Host Bridge Registers (Device 0, Function 0)

This chapter contains the host bridge registers that are in Device 0 (D0), Function 0 (F0). The DRAM Controller registers are in D0:F0. Table 4-1 is an address map for D0:F0; registers are listed by address offset in ascending order. Section 4.1 provides detailed bit descriptions of the registers listed in Table 4-1. All registers that are defined in the PCI 2.3 specification, but are not necessary or implemented in this component are not included in this document.

- *Warning:* Address locations that are not listed are considered Intel Reserved registers locations. Reads to Reserved address locations may return non-zero values. Writes to reserved locations may cause system failures.
- *Note:* Throughout this document, Device 3 is for Intel® 3010 chipset only.

Address Offset	Register Symbol	Register Name	Default Value	Access
00-01h	VID	Vendor Identification	8086h	RO
02-03h	DID	Device Identification	2778h	RO
04-05h	PCICMD	PCI Command	0006h	RO, R/W
06-07h	PCISTS	PCI Status	0090h	RO, R/W
08h	RID	Revision Identification	C0h	RO
09-0Bh	CC	Class Code	060000h	RO
0Ch	_	Reserved	_	-
0Dh	MLT	Master Latency Timer	00h	RO
0Eh	HDR	Header Type	00h	RO
0F-2Bh	_	Reserved	_	-
2C-2Dh	SVID	Subsystem Vendor Identification	0000h	R/WO
2E-2Fh	SID	Subsystem Identification	0000h	R/WO
30-33h	_	Reserved	_	-
34h	CAPPTR	Capabilities Pointer	E0h	RO
35-3Fh	_	Reserved	_	_
40-43h	EPBAR	Egress Port Base Address	0000000h	RO
44-47h	MCHBAR	MCH Memory Mapped Register Range Base Address	00000000h	R/W
48-4Bh	PCIEXBAR	PCI Express Register Range Base Address	E0000000h	R/W
4C-4Fh	DMIBAR	Root Complex Register Range Base Address	00000000h	R/W
50-53h	_	Reserved		-
54-57h	DEVEN	Device Enable	0000003h	R/W
58–5Bh	DEAP	DRAM Error Address	00000000h	RO/S

Table 4-1. Host Bridge Register Address Map (D0:F0) (Sheet 1 of 2)



Address Offset	Register Symbol	Register Name	Default Value	Access
5Ch	DERRSYN	DRAM Error Syndrome	00h	RO/S
5Dh	DERRDST	DRAM Error Destination	00h	RO/S
5E-8Fh	_	Reserved	—	—
90h	PAMO	Programmable Attribute Map 0	00h	R/W
91h	PAM1	Programmable Attribute Map 1	00h	R/W
92h	PAM2	Programmable Attribute Map 2	00h	R/W
93h	PAM3	Programmable Attribute Map 3	00h	R/W
94h	PAM4	Programmable Attribute Map 4	00h	R/W
95h	PAM5	Programmable Attribute Map 5	00h	R/W
96h	PAM6	Programmable Attribute Map 6	00h	R/W
97h	LAC	Legacy Access Control	00h	R/W
98-99h	REMAPBASE	Remap Base Address Register	03FFh	RW
9A-9Bh	REMAPLIMIT	Remap Limit Address Register	0000h	RW
9Ch	TOLUD	Top of Low Usable DRAM	08h	R/W
9Dh	SMRAM	System Management RAM Control	02h	RO, R/W
9Eh	ESMRAMC	Extended System Management RAM Control	38h	RO, R/W/L
9Fh	_	Reserved	—	—
A0-A1h	TOM	Top of Memory	0001h	RO, R/W
A2-C7h	—	Reserved	—	—
C8-C9h	ERRSTS	Error Status	0000h	R/WC/S, RC
CA-CBh	ERRCMD	Error Command	0000h	R/W
CC-CDh	SMICMD	SMI Command	0000h	RO; R/W
CE-CFh	SCICMD	SCI Command	0000h	RO; R/W
DA-DBh	—	Reserved	—	_
DC-DFh	SKPD	Scratchpad Data	0000000h	R/W
EO-E8h	CAPIDO	Capability Identifier	00000000000109000 9h	RO
FCh	EDEAP	Extended DRAM Error Address Pointer	00h	RO/S

#### Table 4-1. Host Bridge Register Address Map (D0:F0) (Sheet 2 of 2)



# 4.1 Configuration Register Details (D0:F0)

#### 4.1.1 VID—Vendor Identification (D0:F0)

PCI Device:	0
Address Offset:	00-01h
Default Value:	8086h
Access:	RO
Size:	16 bits

This register, combined with the Device Identification register, uniquely identifies any PCI device.

Bit	Access & Default	Description
15:0	RO 8086h	Vendor I dentification Number (VID): PCI standard identification for Intel.

#### 4.1.2 DID—Device Identification (D0:F0)

0 02-03h 2778h RO 16 bits

PCI Device:	
Address Offset:	
Default Value:	
Access:	
Size:	

This register, combined with the Vendor Identification register, uniquely identifies any PCI device.

Bit	Access & Default	Description
15:0	RO 2778h	Device Identification Number (DID): Identifier assigned to the MCH core/primary PCI device.



# 4.1.3 PCI CMD—PCI Command (D0:F0)

PCI Device:	0
Address Offset:	04-05h
Default Value:	0006h
Access:	RO, R/W
Size:	16 bits

Since MCH Device 0 does not physically reside on Primary PCI bus, many of the bits are not implemented.

Bit	Access & Default	Description	
15:10		Reserved	
9	RO 0 b	Fast Back-to-Back Enable (FB2B): Not implemented. Hardwired to 0. This bit controls whether or not the master can do fast back-to-back write. Since device 0 is strictly a target, this bit is not implemented.	
8	R/W 0 b	<ul> <li>SERR Enable (SERRE):</li> <li>This bit is a global enable bit for Device 0 SERR messaging. The MCH does not have an SERR signal. The MCH communicates the SERR condition by sending an SERR message over DMI to the ICH7.</li> <li>1: Enable. The MCH is enabled to generate SERR messages over DMI for specific Device 0 error conditions that are individually enabled in the ERRCMD register. The error status is reported in the ERRSTS, and PCISTS registers.</li> <li>0: Disable. The SERR message is not generated by the MCH for Device 0.</li> <li>Note: This bit only controls SERR messaging for the Device 0. Device 1 (and Device 3 for Intel® 3010 chipset) has its own SERRE bits to control error reporting for error conditions occurring in that device. The control bits are used in a logical OR manner to enable the SERR DMI message mechanism.</li> </ul>	
7	RO 0 b	Address/Data Stepping Enable (ADSTEP): Not implemented. Hardwired to 0. Address/data stepping is not implemented in the MCH.	
6	RO 0 b	Parity Error Enable (PERRE): Not implemented. Hardwired to 0. PERR# is not implemented by the MCH.	
5	RO 0 b	VGA Palette Snoop Enable (VGASNOOP): Not implemented. Hardwired to 0. Writes to this bit position have no effect.	
4	RO 0 b	Memory Write and Invalidate Enable (MWIE): Not implemented. Hardwired to 0. The MCH will never issue memory write and invalidate commands.	
3		Reserved	
2	RO 1 b	Bus Master Enable (BME): Hardwired to 1. The MCH is always enabled as a master.	
1	RO 1 b	Memory Access Enable (MAE): Hardwired to 1. The MCH always allows access to main memory.	
0	RO 0 b	I/O Access Enable (IOAE): Not implemented. Hardwired to 0.	



#### 4.1.4 PCISTS—PCI Status (D0:F0)

PCI Device:	0
Address Offset:	06-07h
Default Value:	0090h
Access:	RO, R/WC
Size:	16 bits

This status register reports the occurrence of error events on Device 0's PCI interface. Since the MCH Device 0 does not physically reside on Primary PCI, many of the bits are not implemented.

registers. Device 0 error flags are read/reset from the PCISTS, or ERRSTS registe         13       R/WC       Received Master Abort Status (RMAS):         0 b       Software clears this bit by writing a 1 to it.         1:       MCH generated a DMI request that received an Unsupported Request completi packet.         12       R/WC       Received Target Abort Status (RTAS):         0 b       Software clears this bit by writing a 1 to it.         1:       MCH generated a DMI request that receives a Completer Abort completion packet.         11       RO       Signaled Target Abort Status (STAS):         0 b       Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.         10:9       RO       DEVSEL Timing (DEVT):         10:9       RO       DEVSEL Timing (DEVT):         11       Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.         8       RO       Master Data Parity Error Detected (DPD):         7       RO       Fast Back-to-Back (FB2B):         1 b       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (Indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved       5	Bit	Access & Default	Description	
14       R/WC       Signaled System Error (SSE): Software clears this bit by writing a 1 to it.         0       b       Software clears this bit by writing a 1 to it.         1:       MCH Device 0 did Not generate a SERR message over DMI for any enabled Device 0 error conditions are enabled in the PCICMD, and ERRCM registers. Device 0 error flags are read/reset from the PCISTS, or ERRSTS registe         13       R/WC       Received Master Abort Status (RMAS):         0       b       Software clears this bit by writing a 1 to it.         1:       MCH generated a DMI request that received an Unsupported Request completi packet.         12       R/WC       Received Target Abort Status (RTAS):         0       b       Software clears this bit by writing a 1 to it.         1:       MCH generated a DMI request that receives a Completer Abort completion packet.         11       RO       Signaled Target Abort Status (STAS):         0       b       Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.         10:9       RO       DEVSEL Timing (DEVT):         14:3       Master Data Parity Error Detected (DPD):         0       b       Not implemented. Hardwired to 0.         7       RO       Fast Back-to-Back (FB2B):         1       1       B       KO         0	15	RO	Detected Parity Error (DPE):	
0 b         Software clears this bit by writing a 1 to it.           0: MCH Device 0 did Not generate a SERR message over DMI           1: MCH Device 0 generated a SERR message over DMI for any enabled Device 0 error conditions are enabled in the PCICMD, and ERRCM registers. Device 0 error flags are read/reset from the PCISTS, or ERRSTS registe           13         R/WC         Received Master Abort Status (RMAS):           0 b         Software clears this bit by writing a 1 to it.           1: MCH generated a DMI request that received an Unsupported Request completi packet.           12         R/WC           0 b         Software clears this bit by writing a 1 to it.           1: MCH generated a DMI request that receives a Completer Abort completion packet.           11         RO           0 b         Signaled Target Abort Status (STAS):           0 b         Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet.           11         RO         Signaled Target Abort Status (STAS):           0 b         Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.           10:9         RO         DEVSEL Timing (DEVT):           10:9         RO         Master Data Parity Error Detected (DPD):           0 b         Not implemented. Hardwired to 0.         Fast Back-to-Back (FB2B):           1 b		0 b	Not implemented. Hardwired to 0.	
0: MCH Device 0 did Not generate a SERR message over DMI           1: MCH Device 0 generated a SERR message over DMI for any enabled Device 0 error condition. Device 0 error conditions are enabled in the PCICMD, and ERRCN registers. Device 0 error flags are read/reset from the PCISTS, or ERRSTS registe           13         R/WC         Received Master Abort Status (RMAS): Software clears this bit by writing a 1 to it. 1: MCH generated a DMI request that received an Unsupported Request completi packet.           12         R/WC         Received Target Abort Status (RTAS): Software clears this bit by writing a 1 to it. 1: MCH generated a DMI request that receives a Completer Abort completion packet.           11         RO         Signaled Target Abort Status (STAS): Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet.           10:9         RO         DEVSEL Timing (DEVT): Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.           8         RO         Master Data Parity Error Detected (DPD): Not implemented. Hardwired to 0.           7         RO         Fast Back-to-Back (FB2B): 1 b           8         RO         Master Data (FB2B): 1 b           7         RO         Fast Back-to-Back (FB2B): 1 b           6         Reserved           5         RO         G6 MHz Capable: 0 b           9         Hardwired to 0. This bit does not apply	14	R/WC	Signaled System Error (SSE):	
1: MCH Device 0 generated a SERR message over DMI for any enabled Device 0 error condition. Device 0 error conditions are enabled in the PCICMD, and ERRCM registers. Device 0 error flags are read/reset from the PCISTS, or ERRSTS register         13       R/WC       Received Master Abort Status (RMAS): Software clears this bit by writing a 1 to it. 1: MCH generated a DMI request that received an Unsupported Request completi packet.         12       R/WC       O b       Software clears this bit by writing a 1 to it. 1: MCH generated a DMI request that receives a Completer Abort completion packet.         11       RO       Signaled Target Abort Status (STAS): 0 b       Software clears this bit by writing a 1 to it. 1: MCH generated a DMI request that receives a Completer Abort completion packet.         11       RO       Signaled Target Abort Status (STAS): 0 b       Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.         10:9       RO       DEVSEL Timing (DEVT): Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.         8       RO       Master Data Parity Error Detected (DPD): 0 b       Not implemented. Hardwired to 0.         7       RO       Fast Back-to-Back (FB2B): 1 b       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved		0 b	Software clears this bit by writing a 1 to it.	
error condition. Device 0 error conditions are enabled in the PCICMD, and ERRCN registers. Device 0 error flags are read/reset from the PCISTS, or ERRSTS registe           13         R/WC         Received Master Abort Status (RMAS):           0 b         Software clears this bit by writing a 1 to it.           1:         MCH generated a DMI request that received an Unsupported Request completi packet.           12         R/WC         Received Target Abort Status (RTAS):           0 b         Software clears this bit by writing a 1 to it.           1:         MCH generated a DMI request that receives a Completer Abort completion packet.           11         RO         Signaled Target Abort Status (STAS):           0 b         Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.           10:9         RO         DEVSEL Timing (DEVT):           0 b         Dev Set Target Abort Status (STAS):           10:9         RO         DEVSEL Timing (DEVT):           8         RO         Master Data Parity Error Detected (DPD):           1         Not implemented. Hardwired to 0.         Fast Back-to-Back (FB2B):           1         b         Hardwired to 1. Device 0 does not physically connect to the Primary PCI. These b are set to 100 (fast decode) so that optimum DEVSEL timing for Primary PCI is not limited by the MCH.           6         Reserved			5	
0 b       Software clears this bit by writing a 1 to it.         12       R/WC       Received Target Abort Status (RTAS):         0 b       Software clears this bit by writing a 1 to it.         1:       MCH generated a DMI request that receives a Completer Abort completion packet.         11       RO       Signaled Target Abort Status (STAS):         11       RO       Signaled Target Abort Status (STAS):         11       RO       Signaled Target Abort Status (STAS):         11       RO       DEVSEL Timing (DEVT):         10:9       RO       DEVSEL Timing (DEVT):         10:9       RO       Master Data Parity Error Detected (DPD):         0 b       Not implemented. Hardwired to 0.         7       RO       Hardwired to 1. Device 0 does not physically connect to Primary PCI is relimited by the MCH.         8       RO       Not implemented. Hardwired to 0.         7       RO       Fast Back-to-Back (FB2B):         1 b       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO       66 MHz Capable:         0 b       Hardwired to 0. This bit does not apply to PCI Express. <td< td=""><td></td><td></td><td>1: MCH Device 0 generated a SERR message over DMI for any enabled Device 0 error condition. Device 0 error conditions are enabled in the PCICMD, and ERRCMD registers. Device 0 error flags are read/reset from the PCISTS, or ERRSTS registers.</td></td<>			1: MCH Device 0 generated a SERR message over DMI for any enabled Device 0 error condition. Device 0 error conditions are enabled in the PCICMD, and ERRCMD registers. Device 0 error flags are read/reset from the PCISTS, or ERRSTS registers.	
1: MCH generated a DMI request that received an Unsupported Request completi packet.         12       R/WC       Received Target Abort Status (RTAS):         0 b       Software clears this bit by writing a 1 to it.         1: MCH generated a DMI request that receives a Completer Abort completion packet.         11       RO         0 b       Signaled Target Abort Status (STAS):         0 b       Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.         10:9       RO       DEVSEL Timing (DEVT):         10:9       RO       DEVSEL Timing (DEVT):         Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is relimited by the MCH.         8       RO       Master Data Parity Error Detected (DPD):         0 b       Not implemented. Hardwired to 0.         7       RO       Fast Back-to-Back (FB2B):         1 b       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO       66 MHz Capable:         0 b       Hardwired to 0. This bit does not apply to PCI Express.         4       RO       Capability List (CL	13	R/WC	Received Master Abort Status (RMAS):	
12       R/WC       Received Target Abort Status (RTAS): Software clears this bit by writing a 1 to it. 1: MCH generated a DMI request that receives a Completer Abort completion packet.         11       RO       Signaled Target Abort Status (STAS): Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.         10:9       RO       DEVSEL Timing (DEVT): Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.         8       RO       Master Data Parity Error Detected (DPD): Not implemented. Hardwired to 0.         7       RO       Fast Back-to-Back (FB2B): Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO 0 b       G6 MHz Capable: Hardwired to 0. This bit does not apply to PCI Express.         4       RO 1 b       Capability List (CLIST): This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed		0 b	Software clears this bit by writing a 1 to it.	
0 b       Software clears this bit by writing a 1 to it.         1: MCH generated a DMI request that receives a Completer Abort completion packet.         11       RO         0 b       Signaled Target Abort Status (STAS):         0 b       Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.         10:9       RO       DEVSEL Timing (DEVT):         10:9       00 b       Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.         8       RO       Master Data Parity Error Detected (DPD):         7       RO       Fast Back-to-Back (FB2B):         1 b       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO       66 MHz Capable:         0 b       Hardwired to 0. This bit does not apply to PCI Express.         4       RO       Capability List (CLIST):         1 b       This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed			1: MCH generated a DMI request that received an Unsupported Request completion packet.	
1: MCH generated a DMI request that receives a Completer Abort completion packet.         11       RO       Signaled Target Abort Status (STAS): Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.         10:9       RO       DEVSEL Timing (DEVT): Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.         8       RO       Master Data Parity Error Detected (DPD): Not implemented. Hardwired to 0.         7       RO       Fast Back-to-Back (FB2B): Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO 0 b       66 MHz Capable: Hardwired to 0. This bit does not apply to PCI Express.         4       RO 1 b       Capability List (CLIST): This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed	12	R/WC	Received Target Abort Status (RTAS):	
11       RO       Signaled Target Abort Status (STAS):         0       b       Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.         10:9       RO       DEVSEL Timing (DEVT):         Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.         8       RO       Master Data Parity Error Detected (DPD):         0       b       Not implemented. Hardwired to 0.         7       RO       Fast Back-to-Back (FB2B):         1       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO       66 MHz Capable:         0       b       Hardwired to 0. This bit does not apply to PCI Express.         4       RO       Capability List (CLIST):         1       b       This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed		0 b	5 6	
0 b       Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.         10:9       R0       DEVSEL Timing (DEVT): Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.         8       R0       Master Data Parity Error Detected (DPD): Not implemented. Hardwired to 0.         7       R0       Fast Back-to-Back (FB2B): Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       R0 0 b       G6 MHz Capable: Hardwired to 0. This bit does not apply to PCI Express.         4       R0 1 b       Capability List (CLIST): This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed				
10:9       R0       DEVSEL Timing (DEVT):         10:9       R0       DEVSEL Timing (DEVT):         Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.         8       R0       Master Data Parity Error Detected (DPD):         0       b       Not implemented. Hardwired to 0.         7       R0       Fast Back-to-Back (FB2B):         1       b       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       R0       66 MHz Capable:         0       b       Hardwired to 0. This bit does not apply to PCI Express.         4       R0       Capability List (CLIST):         1       b       This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed	11	RO	Signaled Target Abort Status (STAS):	
00 b       Hardwired to "00". Device 0 does not physically connect to Primary PCI. These b are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r limited by the MCH.         8       RO       Master Data Parity Error Detected (DPD): Not implemented. Hardwired to 0.         7       RO       Fast Back-to-Back (FB2B): Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO         6       Mater Capable: Hardwired to 0. This bit does not apply to PCI Express.         4       RO         1 b       This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed		0 b	Not implemented. Hardwired to 0. The MCH will not generate a Target Abort DMI completion packet or Special Cycle.	
are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is r         imited by the MCH.         8       RO         0 b       Not implemented. Hardwired to 0.         7       RO         1 b       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO         6       Master Capable:         0 b       Hardwired to 0. This bit does not apply to PCI Express.         4       RO         1 b       This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed	10:9	RO		
0 b         Not implemented. Hardwired to 0.           7         RO         Fast Back-to-Back (FB2B): Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.           6         Reserved           5         RO 0 b         66 MHz Capable: Hardwired to 0. This bit does not apply to PCI Express.           4         RO 1 b         Capability List (CLIST): This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed		00 b	Hardwired to "00". Device 0 does not physically connect to Primary PCI. These bits are set to "00" (fast decode) so that optimum DEVSEL timing for Primary PCI is not limited by the MCH.	
7       RO       Fast Back-to-Back (FB2B):         1 b       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO         6       Hardwired to 0. This bit does not apply to PCI Express.         4       RO         1 b       This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed	8	RO	Master Data Parity Error Detected (DPD):	
1 b       Hardwired to 1. Device 0 does not physically connect to the Primary PCI. This bit set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO       66 MHz Capable: Hardwired to 0. This bit does not apply to PCI Express.         4       RO       Capability List (CLIST): This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed		0 b	Not implemented. Hardwired to 0.	
set to 1 (indicating fast back-to-back capability) so that the optimum setting for Primary PCI is not limited by the MCH.         6       Reserved         5       RO       66 MHz Capable:         0 b       Hardwired to 0. This bit does not apply to PCI Express.         4       RO       Capability List (CLIST):         1 b       This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed	7	RO	Fast Back-to-Back (FB2B):	
5       RO       66 MHz Capable:         0       b       Hardwired to 0. This bit does not apply to PCI Express.         4       RO       Capability List (CLIST):         1       b       This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed		1 b		
0 b       Hardwired to 0. This bit does not apply to PCI Express.         4       RO         1 b       Capability List (CLIST): This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed	6		Reserved	
4 RO 1 b This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed	5	RO	66 MHz Capable:	
1 b This bit is hardwired to 1 to indicate to the configuration software that this devic function implements a list of new capabilities. A list of new capabilities is accessed		0 b	Hardwired to 0. This bit does not apply to PCI Express.	
function implements a list of new capabilities. A list of new capabilities is accessed	4	RO	Capability List (CLIST):	
pointing to the start address within configuration space of this device where the Capability standard register resides.		1 b	pointing to the start address within configuration space of this device where the	
3:0 Reserved	3:0		Reserved	



### 4.1.5 **RID**—Revision Identification (D0:F0)

PCI Device: Address Offset: Default Value: Access: Size:	0 08h C0h R0 8 bits
Size:	8 DIts

This register contains the revision number of the MCH Device 0. These bits are read only and writes to this register have no effect.

Bit	Access & Default	Description
7:0	RO	Revision Identification Number (RID):
	C0h	This is an 8-bit value that indicates the revision identification number for the MCH Device 0.

#### 4.1.6 CC—Class Code (D0:F0)

PCI Device:0Address Offset:09-0BhDefault Value:060000hAccess:ROSize:24 bits

This register identifies the basic function of the device, a more specific sub-class, and a register-specific programming interface.

Bit	Access & Default	Description
23:16	RO 06 h	Base Class Code (BCC): This is an 8-bit value that indicates the base class code for the MCH. 06h: Bridge device.
15:8	RO 00 h	Sub-Class Code (SUBCC): This is an 8-bit value that indicates the category of Bridge into which the MCH falls. 00h: Host Bridge.
7:0	RO 00 h	<b>Programming Interface (PI):</b> This is an 8-bit value that indicates the programming interface of this device. This value does not specify a particular register set layout and provides no practical use for this device.

#### 4.1.7 MLT—Master Latency Timer (D0:F0)

PCI Device:	0
Address Offset:	0Dh
Default Value:	00h
Access:	RO
Size:	8 bits

Device 0 in the MCH is not a PCI master. Therefore, this register is not implemented.

Bit	Access & Default	Description
7:0		Reserved



#### 4.1.8 HDR—Header Type (D0:F0)

PCI Device: Address Offset: Default Value: Access: Size:	0 0Eh 00h RO 8 bits
Size:	8 bits

This register identifies the header layout of the configuration space. No physical register exists at this location.

Bit	Access & Default	Description
7:0	RO	PCI Header (HDR):
	00 h	This field always returns 0 to indicate that the MCH is a single function device with standard header layout. Reads and writes to this location have no effect.

#### 4.1.9 SVID—Subsystem Vendor Identification (D0:F0)

PCI Device: Address Offset: Default Value: Access: Size: 0 2C-2Dh 0000h R/WO 16 bits

This register is used to identify the vendor of the subsystem.

Bit	Access & Default	Description	
15:0	R/WO	Subsystem Vendor ID (SUBVID):	
	0000 h	This field should be programmed during boot-up to indicate the vendor of the system board. After it has been written once, it becomes read only.	

#### 4.1.10 SID—Subsystem Identification (D0:F0)

PCI Device:	0
Address Offset:	2E-2Fh
Default Value:	0000h
Access:	R/WO
Size:	16 bits

This register is used to identify a particular subsystem.

Bit	Access & Default	Description
15:0	R/WO 0000 h	Subsystem ID (SUBID): This field should be programmed during BIOS initialization. After it has been written once, it becomes read only.



#### 4.1.11 CAPPTR—Capabilities Pointer (D0:F0)

Size: 8 bi
------------

The CAPPTR register provides the offset that is the pointer to the location of the first device capability in the capability list.

Bit	Access & Default	Description
7:0	RO	Pointer to the Offset of the First Capability ID Register Block:
	E0 h	In this case the first capability is the product-specific Capability Identifier (CAPID0).

#### 4.1.12 EPBAR—Egress Port Base Address (D0:F0)

PCI Device: Address Offset: Default Value: Access: Size: 0 40-43h 00000000h RO 32 bits

This is the base address for the Egress Port MMIO Configuration space. There is no physical memory within this 4 KB window that can be addressed. The 4 KB space reserved by this register does not alias to any PCI 2.3 compliant memory mapped space.

Note:

On reset, this register is disabled and must be enabled by writing a 1 to EPBAREN.

Bit	Access & Default	Description
31:12	R/W 00000 h	Egress Port MMIO Base Address: This field corresponds to bits 31 to 12 of the base address Egress Port MMIO configuration space. BIOS will program this register resulting in a base address for a 4 KB block of contiguous memory address space. This register ensures that a naturally aligned 4 KB space is allocated within total addressable memory space of 8 GB. System software uses this base address to program the MCH MMIO register set.
11:1		Reserved
0	R/W Ob	<ul><li>EPBAR enable (EPBAREN):</li><li>0: EPBAR is disabled and does not claim any memory</li><li>1: EPBAR memory mapped accesses are claimed and decoded appropriately</li></ul>



#### 4.1.13 MCHBAR—MCH Memory Mapped Register Range Base Address (D0:F0)

PCI Device: Address Offset: Default Value: Access: Size:

0 44-47h 00000000h R/W 32 bits

This is the base address for the MCH Memory Mapped Configuration space. There is no physical memory within this 16 KB window that can be addressed. The 16 KB space reserved by this register does not alias to any PCI 2.3 compliant memory mapped space.

Note:

On reset, this register is disabled and must be enabled by writing a 1 to MCHBAREN.

Bit	Access & Default	Description
31:14	R/W	MCH Memory Mapped Base Address:
	00000 h	This field corresponds to bits 31 to 14 of the base address MCH Memory Mapped configuration space.
		BIOS will program this register resulting in a base address for a 16 KB block of contiguous memory address space. This register ensures that a naturally aligned 16 KB space is allocated within total addressable memory space of 8 GB.
		System Software uses this base address to program the MCH Memory Mapped register set.
13:1		Reserved
0	R/W	MCHBAR Enable (MCHBAREN):
	0b	0: MCHBAR is disabled and does not claim any memory
		1: MCHBAR memory mapped accesses are claimed and decoded appropriately

#### PCIEXBAR—PCI Express Register Range Base Address 4.1.14 (D0:F0)

PCI Device:	0
Address Offset:	48-4Bh
Default Value:	E0000000h
Access:	R/W
Size:	32 bits

This is the base address for the PCI Express configuration space. This window of addresses contains the 4 KB of configuration space for each PCI Express device that can potentially be part of the PCI Express hierarchy associated with the MCH. There is not actual physical memory within this window of up to 256 MB that can be addressed. The actual length is determined by a field in this register. Each PCI Express hierarchy requires a PCI Express BASE register. The MCH supports one PCI Express hierarchy.

The region reserved by this register does not alias to any PCI 2.3 compliant memory mapped space. For example MCHBAR reserves a 16 KB space outside of PCIEXBAR space. It cannot be overlaid on the space reserved by PCIEXBAR for device 0.

On reset, this register is disabled and must be enabled by writing a 1 to the enable field in this register. This base address shall be assigned on a boundary consistent with the number of buses (defined by the Length field in this register), above TOLUD and still within total 36 bit addressable memory space.



All other bits not decoded are read only 0. The PCI Express Base Address cannot be less than the maximum address written to the Top of physical memory register (TOLUD). Software must ensure that these ranges do not overlap with known ranges located above TOLUD.

Bit	Access & Default	Description	
31:28	R/W	PCI Express Base Address:	
	Eh	This field corresponds to bits 31 to 28 of the base address for PCI Express enhanced configuration space. BIOS will program this register resulting in a base address for a contiguous memory address space; size is defined by bits 2:1 of this register. This base address shall be assigned on a boundary consistent with the number of buses (defined by the Length field in this register) above TOLUD and still within total 36-bit addressable memory space. The address bits decoded depend on the length of the region defined by this register.	
		The address used to access the PCI Express configuration space for a specific device can be determined as follows:	
		PCI Express Base Address + Bus Number * 1 MB + Device Number * 32 KB + Function Number * 4 KB	
		The address used to access the PCI Express configuration space for Device 1 or 3 in this component would be PCI Express Base Address + $0 \times 1 \text{ MB} + 1 \times 32 \text{ KB} + 0 \times 4 \text{ KB} = PCI Express Base Address + 32 \text{ KB}. Remember that this address is the beginning of the 4 KB space that contains both the PCI compatible configuration space and the PCI Express extended configuration space.$	
27	R/W Ob	<b>128 MB Base Address Mask (128ADMSK):</b> This bit is either part of the PCI Express Base Address (R/W) or part of the Address Mask (RO, read 0b), depending on the value of bits 2:1 in this register.	
26	R/W Ob	<b>64 MB Base Address Mask (64ADMSK):</b> This bit is either part of the PCI Express Base Address (R/W) or part of the Address Mask (RO, read 0b), depending on the value of bits 2:1 in this register	
25:3		Reserved	
2:1	R/W	Length (LENGTH): This Field describes the length of this region Enhanced Configuration Space Region/Buses Decoded 00: 256 MB (Buses 0-255). Bits 31:28 are decoded in the PCI Express Base	
		Address Field 01:128 MB (Buses 0-127). Bits 31:27 are decoded in the PCI Express Base Address Field.	
		10:64 MB (Buses 0-63). Bits 31:26 are decoded in the PCI Express Base Address Field.	
		11: Reserved	
0	R/W	PCIEXBAR Enable (PCIEXBAREN):	
	Oh	0: The PCIEXBAR register is disabled. Memory read and write transactions proceed as if there were no PCIEXBAR register. PCIEXBAR bits 31:26 are R/W with no functionality behind them.	
		<ol> <li>The PCIEXBAR register is enabled. Memory read and write transactions whose address bits 31:26 match PCIEXBAR will be translated to configuration reads and writes within the MCH.</li> </ol>	



#### 4.1.15 DMIBAR—Root Complex Register Range Base Address (D0:F0)

PCI Device: Address Offset: Default Value: Access: Size: 0 4C-4Fh 00000000h R/W 32 bits

This is the base address for the Root Complex configuration space. This window of addresses contains the Root Complex Register set for the PCI Express hierarchy associated with the MCH. There is no physical memory within this 4 KB window that can be addressed. The 4 KB reserved by this register does not alias to any PCI 2.3 compliant memory mapped space.

On reset, this register is disabled and must be enabled by writing a 1 to the DMIBAREN in this register.

Bit	Access & Default	Description
31:12	R/W 00000 h	<b>DMI Base Address:</b> This field corresponds to bits 31 to 12 of the base address DMI configuration space. BIOS will program this register resulting in a base address for a 4 KB block of contiguous memory address space. This register ensures that a naturally aligned 4 KB space is allocated within total addressable memory space of 8 GB.
11:1		System Software uses this base address to program the DMI register set. Reserved
0	R/W Ob	DMIBAR Enable (DMIBAREN):           0: DMIBAR is disabled and does not claim any memory           1: DMIBAR memory mapped accesses are claimed and decoded appropriately



### 4.1.16 **DEVEN—Device Enable (D0:F0)**

PCI Device: Address Offset: Default Value: Access: Size:	0 54-57h 00000003h R/W 32 bits
Size:	32 DILS
5120.	52 0113

This register allows for enabling/disabling of PCI devices and functions that are within the MCH.

Bit	Access & Default	Description
31:3		Reserved
2	R/W 1b	<ul> <li>Intel® 3010 chipset only:</li> <li>PCI Express Port (D3EN):</li> <li>0: Bus 0 Device 3 Function 0 is disabled and hidden.</li> <li>1: Bus 0 Device 3 Function 0 is enabled and visible.</li> <li>BIOS Requirement: The link must be disabled (see Dev 3 B0h[4]) prior to the device being disabled.</li> <li>On Intel® 3000 chipset, this bit is Reserved.</li> </ul>
1	R/W 1 b	<ul> <li>PCI Express Port (D1EN):</li> <li>0: Bus 0 Device 1 Function 0 is disabled and hidden.</li> <li>1: Bus 0 Device 1 Function 0 is enabled and visible.</li> <li>Device 1 must not be disabled when Device 3 is enabled.</li> <li>BIOS Requirement: The link must be disabled (see Dev 1 B0h[4]) prior to the device being disabled.</li> </ul>
0	RO 1 b	Host Bridge: Hardwired to 1. Bus 0 Device 0 Function 0 may not be disabled.

#### 4.1.17 DEAP - DRAM Error Address Pointer (D0:F0)

PCI Device: Address Offset: Default Value: Access: Size:

0	
58-5Bh	
00000000	٦
RO/S;	
32 bits	

This register contains the address of detected DRAM ECC error(s).

Bit	Access & Default	Description
31:7	RO/S 0000000h	<b>Error Address Pointer (EAP):</b> This field is used to store the 128B (Two Cache Line) address of main memory for which an error (single bit or multi-bit error) has occurred. The address is captured after any address remapping through REMAPBASE/ REMAPLIMIT is applied, such that all physical system memory appears as a contiguous logical address block. It is valid to compare this address against CODRB* and C1DRB* registers to determine which rank of memory failed. Note that the value of this bit field represents the address of the first single or the first multiple bit error occurrence after the error flag bits in the ERRSTS Register have been cleared by software. A multiple bit error, this bit field is locked and doesn't change as a result of a new error. These bits are reset on PWROK.
6:1		Reserved
0	RO/S Ob	Channel Indicator (CHI): This bit indicates which memory channel had the error. 0: Channel 0 1: Channel 1



### 4.1.18 DERRSYN - DRAM Error Syndrome (D0:F0)

PCI Device:	0
Address Offset:	5Ch
Default Value:	00h
Access:	RO/S;
Size:	8 bits

This register is used to report the ECC syndromes for each quadword of a 32B-aligned data quantity read from the DRAM array.

Bit	Access & Default	Description
7:0	RO/S	<b>DRAM ECC Syndrome (DECCSYN):</b> After a DRAM ECC error on any QWord of the data chunk resulting from a read command, hardware loads this field with a syndrome that describes the set of bits associated with the first QWord containing an error. Note that this field is locked from the time that it is loaded up to the time when the error flag is cleared by software. If the first error was a single bit, correctable error, then a subsequent multiple bit error on any of the QWords in this read transaction or any subsequent read transaction will cause the field to be re-recorded. When a multiple bit error is recorded, then the field is locked until the error flag is cleared by software. In all other cases, an error, which occurs after the first error, and before the error flag, has been cleared by software, will escape recording. These bits are reset on PWROK.

#### 4.1.19 DERRDST - DRAM Error Destination (D0:F0)

PCI Device: Address Offset:	0 5Dh
Address Onset.	5011
Default Value:	00h
Access:	RO/S;
Size:	8 bits

This register is used to report the destination of the data containing an ECC error whose address is recorded in DEAP.

Bit	Access & Default	Description
7:6		Reserved
5:0	RO/S 00 0000b	ECC Error Source Code (EESC): This field is updated concurrently with DERRSYN.O0h:Processor to memory readsO1h - 07h:ReservedO8h - 09h:DMI VC0 initiated and targeting cycles/dataOAh - 0Bh:DMI VC1 initiated and targeting cycles/dataOCh:DMI VC1 initiated and targeting cycles/dataOCh:DMI VC1 initiated and targeting cycles/dataOCh:DMI VC1 initiated and targeting cycles/dataODh - 0Fh:Reserved10h:(Primary) PCI Express initiated and targeting cycles/data11h:Reserved12h:(Primary) PCI Express initiated and targeting cycles/data13h:Reserved14h - 15h:(Primary) PCI Express initiated and targeting cycles/dataIntel® 3000 chipset only:16h - 3Fh:Reserved20h:Secondary PCI Express initiated and targeting cycles/data21h:Reserved22h:Secondary PCI Express initiated and targeting cycles/data23h:Reserved24h - 25h:Secondary PCI Express initiated and targeting cycles/data26h - 3Fh:Reserved



#### 4.1.20 PAMO—Programmable Attribute Map 0 (D0:F0)

PCI Device:0Address Offset:90hDefault Value:00hAccess:R/WSize:8 bits

This register controls the read, write, and shadowing attributes of the BIOS area from 0F0000h-0FFFFh

The MCH allows programmable memory attributes on 13 Legacy memory segments of various sizes in the 768 KB to 1 MB address range. Seven Programmable Attribute Map (PAM) Registers are used to support these features. Cache ability of these areas is controlled via the MTRR registers in the P6 processor. Two bits are used to specify memory attributes for each memory segment. These bits apply to both host accesses and PCI initiator accesses to the PAM areas. These attributes are:

RE - Read Enable. When RE = 1, the CPU read accesses to the corresponding memory segment are claimed by the MCH and directed to main memory. Conversely, when RE = 0, the host read accesses are directed to PRIMARY PCI.

WE - Write Enable. When WE = 1, the host write accesses to the corresponding memory segment are claimed by the MCH and directed to main memory. Conversely, when WE = 0, the host write accesses are directed to PRIMARY PCI.

The RE and WE attributes permit a memory segment to be Read Only, Write Only, Read/Write, or disabled. For example, if a memory segment has RE = 1 and WE = 0, the segment is Read Only.

Each PAM Register controls two regions, typically 16 KB in size.

Bit	Access & Default	Description
7:6		Reserved
5:4	R/W 00 b	<ul> <li>OFO000-OFFFFF Attribute (HIENABLE): This field controls the steering of read and write cycles that addresses the BIOS area from 0F0000 to 0FFFFF.</li> <li>O0: DRAM Disabled: All accesses are directed to the DMI.</li> <li>O1: Read Only: All reads are sent to DRAM. All writes are forwarded to the DMI.</li> <li>10: Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11: Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>
3:0		Reserved

*Warning:* The MCH may hang if a PCI Express or DMI originated access to Read Disabled or Write Disabled PAM segments occur (due to a possible IWB to non-DRAM). For these reasons the following critical restriction is placed on the programming of the PAM regions:

At the time that a DMI or PCI Express accesses to the PAM region may occur, the targeted PAM segment must be programmed to be both readable and writeable.



### 4.1.21 PAM1—Programmable Attribute Map 1 (D0:F0)

PCI Device:	0
Address Offset:	91h
Default Value:	00h
Access:	R/W
Size:	8 bits

This register controls the read, write, and shadowing attributes of the BIOS areas from 0C0000h-0C7FFFh.

Bit	Access & Default	Description
7:6		Reserved
5:4	R/W 00 b	OC4000-OC7FFF Attribute (HIENABLE): This field controls the steering of read and write cycles that address the BIOS area from 0C4000 to 0C7FFF. 00: DRAM Disabled: Accesses are directed to the DMI. 01: Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI 10: Write Only: All writes are sent to DRAM. Reads are serviced by DMI. 11: Normal DRAM Operation: All reads and writes are serviced by DRAM.
3:2		Reserved
1:0	R/W 00 b	<ul> <li>OC0000-OC3FFF Attribute (LOENABLE): This field controls the steering of read and write cycles that address the BIOS area from 0C0000 to 0C3FFF.</li> <li>O0: DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1: Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10: Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11: Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>

#### 4.1.22 PAM2—Programmable Attribute Map 2 (D0:F0)

0
92h
00h
R/W
8 bits

This register controls the read, write, and shadowing attributes of the BIOS areas from 0C8000h-0CFFFFh.

Bit	Access & Default	Description
7:6		Reserved
5:4	R/W 00 b	<ul> <li>OCCOOO-OCFFFF Attribute (HIENABLE):</li> <li>O0: DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1: Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10: Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11: Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>
3:2		Reserved
1:0	R/W 00 b	<ul> <li>OC8000-OCBFFF Attribute (LOENABLE): This field controls the steering of read and write cycles that address the BIOS area from OC8000 to OCBFFF.</li> <li>O0: DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1: Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10: Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11: Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>



#### 4.1.23 PAM3—Programmable Attribute Map 3 (D0:F0)

PCI Device:	0
Address Offset:	93h
Default Value:	00h
Access:	R/W
Size:	8 bits

This register controls the read, write, and shadowing attributes of the BIOS areas from 0D0000h-0D7FFFh.

Bit	Access & Default	Description
7:6		Reserved
5:4	R/W 00 b	<ul> <li>OD4000-OD7FFF Attribute (HIENABLE): This field controls the steering of read and write cycles that address the BIOS area from 0D4000 to 0D7FFF.</li> <li>O0: DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1: Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10: Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11: Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>
3:2		Reserved
1:0	R/W OO b	<ul> <li>OD0000-OD3FFF Attribute (LOENABLE): This field controls the steering of read and write cycles that address the BIOS area from 0D0000 to 0D3FFF.</li> <li>O0: DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1: Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10: Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11: Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>

#### 4.1.24 PAM4—Programmable Attribute Map 4 (D0:F0)

This register controls the read, write, and shadowing attributes of the BIOS areas from 0D8000h-0DFFFFh.

Bit	Access & Default	Description
7:6		Reserved
5:4	R/W 00 b	<ul> <li>ODC000-ODFFFF Attribute (HIENABLE): This field controls the steering of read and write cycles that address the BIOS area from ODC000 to ODFFFF.</li> <li>O0:DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1:Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10:Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11:Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>
3:2		Reserved
1:0	R/W 00 b	<ul> <li>OD8000-ODBFFF Attribute (LOENABLE): This field controls the steering of read and write cycles that address the BIOS area from OD8000 to 0DBFFF.</li> <li>O0:DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1:Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10:Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11:Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>



### 4.1.25 PAM5—Programmable Attribute Map 5 (D0:F0)

PCI Device:	0
Address Offset:	95h
Default Value:	00h
Access:	R/W
Size:	8 bits

This register controls the read, write, and shadowing attributes of the BIOS areas from 0E0000h-0E7FFFh.

Bit	Access & Default	Description
7:6		Reserved
5:4	R/W 00 b	<ul> <li>OE4000-OE7FFF Attribute (HIENABLE): This field controls the steering of read and write cycles that address the BIOS area from OE4000 to 0E7FFF.</li> <li>O0:DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1:Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10:Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11:Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>
3:2		Reserved
1:0	R/W 00 b	<ul> <li>OEOOOO-OE3FFF Attribute (LOENABLE): This field controls the steering of read and write cycles that address the BIOS area from 0E0000 to 0E3FFF.</li> <li>O0:DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1:Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10:Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11:Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>

#### 4.1.26 PAM6—Programmable Attribute Map 6 (D0:F0)

PCI Device:	0
Address Offset:	96h
Default Value:	00h
Access:	R/W
Size:	8 bits

This register controls the read, write, and shadowing attributes of the BIOS areas from 0E8000h-0EFFFFh.

Bit	Access & Default	Description
7:6		Reserved
5:4	R/W 00 b	<ul> <li>OECOOO-OEFFFF Attribute (HIENABLE): This field controls the steering of read and write cycles that address the BIOS area from 0E4000 to 0E7FFF.</li> <li>O0:DRAM Disabled: Accesses are directed to the DMI.</li> <li>O1:Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10:Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11:Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>
3:2		Reserved
1:0	R/W 00 b	<ul> <li>OE8000-OEBFFF Attribute (LOENABLE): This field controls the steering of read and write cycles that address the BIOS area from 0E0000 to 0E3FFF.</li> <li>00:DRAM Disabled: Accesses are directed to the DMI.</li> <li>01:Read Only: All reads are serviced by DRAM. All writes are forwarded to the DMI.</li> <li>10:Write Only: All writes are sent to DRAM. Reads are serviced by DMI.</li> <li>11:Normal DRAM Operation: All reads and writes are serviced by DRAM.</li> </ul>



# 4.1.27 LAC—Legacy Access Control (D0:F0)

PCI Device:	0
Address Offset:	97h
Default Value:	00h
Access:	R/W
Size:	8 bits

This 8-bit register controls a fixed DRAM hole from 15-16 MB.

Bit	Access & Default			Description
7	R/W O b	that lies "behind" 0: No memory ho	<ul> <li>Hole Enable (HEN): This field enables a memory hole in DRAM space. The DRAM that lies "behind" this space is not remapped.</li> <li>0: No memory hole.</li> <li>1: Memory hole from 15 MB to 16 MB.</li> </ul>	
6:1		Reserved		
0	R/W O b	MDA Present (MDAP):         This bit works with the VGA Enable bits in the BCTRL register of Device 1 or 3 to control the routing of CPU initiated transactions targeting MDA compatible I/O and memory address ranges. This bit should not be set if device 1's VGA Enable bit is not set. Software must insure the setting of the VGA Enable bits in Device 1 and Device 3 are mutually exclusive.         If device 1's VGA enable bit is not set, then accesses to I/O address range x3BCh-x3BFh are forwarded to the DMI.         If the VGA enable bit is set and MDA is not present, then accesses to I/O address range x3BCh-x3BFh are forwarded to PCI Express if the address is within the corresponding IOBASE and IOLIMIT, otherwise they are forwarded to the DMI.         MDA resources are defined as the following:         Memory: 0B0000h - 0B7FFFh         I/O: 3B4h, 3B5h, 3B8h, 3B9h, 3BAh, 3BFh, (Including ISA address aliases, A [15:10] are not used in decode)         Any I/O reference that includes the I/O locations listed above, or their aliases, will be forwarded to the DMI even if the reference includes I/O locations not listed above.		
		VGAEN	MDAP	Description
		0	0	All references to MDA an dVGA space are routed to the DMI
		0	1	Invalid combination
		1	0	Reserved
		1	1	MDA references are routed to the DMI
		when MAE (PCIC	MD1[1]) is set. D cycles can onl	n only be routed across the PCI Express lanes y be routed across the PCI Express lanes if IOAE



### 4.1.28 REMAPBASE - Remap Base Address Register

PCI Device:	0
Address Offset:	98-99h
Default Value:	03FFh
Access:	R/W;
Size:	16 bits

Bit	Access & Default	Description
15:10		Reserved
9:0	R/W 3FFh	Remap Base Address [35:26] (REMAPBASE): The value in this register defines the lower boundary of the Remap window. The Remap window is inclusive of this address. In the decoder A[25:0] of the Remap Base Address are assumed to be 0's. Thus the bottom of the defined memory range will be aligned to a 64 MB boundary. When the value in this register is greater than the value programmed into the Remap Limit register, the Remap window is disabled. Note: Bit 0 (Address Bit 26) must be a 0

### 4.1.29 **REMAPLIMIT - Remap Limit Address Register**

PCI Device:	0
Address Offset:	9A-9Bh
Default Value:	0000h
Access:	R/W
Size:	16 bits

Bit	Access & Default	Description
15:10		Reserved
9:0	R/W 00h	Remap Limit Address [35:26] (REMAPLMT): The value in this register defines the upper boundary of the Remap window. The Remap window is inclusive of this address. In the decoder A[25:0] of the remap limit address are assumed to be F's. Thus the top of the defined range will be one less than a 64 MB boundary. When the value in this register is less than the value programmed into the Remap Base register, the Remap window is disabled. Note: bit 0 (address bit 26) must be a 0



#### 4.1.30 TOLUD—Top of Low Usable DRAM (D0:F0)

PCI Device:0Address Offset:9ChDefault Value:08hAccess:R/WSize:8 bits

This 8-bit register defines the Top of Low Usable DRAM. TSEG Memory are within the DRAM space defined. From the top, MCH optionally claims 1, 2, or 8 MB of DRAM for TSEG if enabled.

Bit	Access & Default	Description
7:3	R/W 01 h	<b>Top of Low Usable DRAM (TOLUD)</b> : This register contains bits 31 to 27 of an address one byte above the maximum DRAM memory that is usable by the operating system. Address bits 31 down to 27 programmed to 01h implies a minimum memory size of 128 MBs. Configuration software must set this value to the smaller of the following 2 choices: Maximum amount memory in the system plus one byte or the minimum address allocated for PCI memory. Address bits 26:0 are assumed to be 000_0000 h for the purposes of address comparison. The Host interface positively decodes an address towards DRAM if the incoming address is less than the value programmed in this register. If this register is set to 0000 0 b it implies 128 MBs of system memory. <b>Note:</b> The Top of Low Usable DRAM is the lowest address above TSEG.
2:0		Reserved

#### 4.1.31 SMRAM—System Management RAM Control (D0:F0)

0 9Dh 02h R/W, RO 8 bits
8 bits

The SMRAMC register controls how accesses to Compatible and Extended SMRAM spaces are treated. The Open, Close, and Lock bits function only when G\_SMRAME bit is set to a 1. Also, the OPEN bit must be reset before the LOCK bit is set.

Bit	Access & Default	Description
7		Reserved
6	R/W/L O b	<b>SMM Space Open (D_OPEN):</b> (When D_OPEN=1 and D_LCK=0, the SMM space DRAM is made visible even when SMM decode is not active. This is intended to help BIOS initialize SMM space. Software should ensure that D_OPEN=1 and D_CLS=1 are not set at the same time.
5	R/W/L 0 b	<b>SMM Space Closed (D_CLS):</b> When D_CLS = 1 SMM space DRAM is not accessible to data references, even if SMM decode is active. Code references may still access SMM space DRAM. This will allow SMM software to reference through SMM space to update the display even when SMM is mapped over the VGA range. Software should ensure that D_OPEN=1 and D_CLS=1 are not set at the same time. Note that the D_CLS bit only applies to Compatible SMM space.



Bit	Access & Default	Description
4	R/W/L O b	<b>SMM Space Locked (D_LCK):</b> When D_LCK is set to 1 then D_OPEN is reset to 0 and D_LCK, D_OPEN, C_BASE_SEG, H_SMRAM_EN, TSEG_SZ and TSEG_EN become read only. D_LCK can be set to 1 via a normal configuration space write but can only be cleared by a Full Reset. The combination of D_LCK and D_OPEN provide convenience with security. The BIOS can use the D_OPEN function to initialize SMM space and then use D_LCK to "lock down" SMM space in the future so that no application software (or BIOS itself) can violate the integrity of SMM space, even if the program has knowledge of the D_OPEN function.
3	R/W/L 0 b	<b>Global SMRAM Enable (G_SMRAME):</b> If set to a 1, then Compatible SMRAM functions are enabled, providing 128 KB of DRAM accessible at the A0000h address while in SMM (ADSB with SMM decode). To enable Extended SMRAM function this bit has be set to 1. Refer to the section on SMM for more details. Once D_LCK is set, this bit becomes read only.
2:0	RO 010 b	<b>Compatible SMM Space Base Segment (C_BASE_SEG):</b> This field indicates the location of SMM space. SMM DRAM is not remapped. It is simply made visible if the conditions are right to access SMM space, otherwise the access is forwarded to DMI. Since the MCH supports only the SMM space between A0000h and BFFFFh, this field is hardwired to 010.

# 4.1.32 ESMRAMC—Extended System Management RAM Control (D0:F0)

PCI Device:	0
Address Offset:	9Eh
Default Value:	38h
Access:	R/W/L, RO
Size:	8 bits

The Extended SMRAM register controls the configuration of Extended SMRAM space. The Extended SMRAM (E\_SMRAM) memory provides a write-back cacheable SMRAM memory space that is above 1 MB.

Bit	Access & Default	Description
7	R/W/L O b	<b>Enable High SMRAM (H_SMRAME):</b> This bit controls the SMM memory space location (i.e. above 1 MB or below 1 MB) When G_SMRAME is 1 and H_SMRAME is 1, the high SMRAM memory space is enabled. SMRAM accesses within the range OFEDA0000h to 0FEDBFFFFh are remapped to DRAM addresses within the range 000A0000h to 000BFFFFh. Once D_LCK has been set, this bit becomes read only.
6	R/W/C 0 b	<b>Invalid SMRAM Access (E_SMERR):</b> This bit is set when CPU has accessed the defined memory ranges in Extended SMRAM (High Memory and T-segment) while not in SMM space and with the D-OPEN bit = 0. It is software's responsibility to clear this bit. The software must write a 1 to this bit to clear it.
5	RO 1 b	SMRAM Cacheable (SM_CACHE): This bit is forced to '1' by the MCH.
4	RO 1 b	L1 Cache Enable for SMRAM (SM_L1): This bit is forced to '1' by the MCH.



Bit	Access & Default	Description
3	RO 1 b	L2 Cache Enable for SMRAM (SM_L2): This bit is forced to '1' by the MCH.
2:1	R/W/L OO b	TSEG Size (TSEG_SZ): This field selects the size of the TSEG memory block if enabled. Memory from the top of DRAM space is partitioned away so that it may only be accessed by the processor interface and only then when the SMM bit is set in the request packet. Non-SMM accesses to this memory region are sent to the DMI when the TSEG memory block is enabled. 00:1-MB TSEG (TOLUD – 1M) to (TOLUD). 01:2-MB TSEG (TOLUD – 2M) to (TOLUD). 10:8-MB TSEG (TOLUD – 8M) to (TOLUD). 11:Reserved. Once D_LCK has been set, these bits become read only.
0	R/W/L 0 b	<b>TSEG Enable (T_EN):</b> This bit is the enabling of SMRAM memory for Extended SMRAM space only. When G_SMRAME =1 and TSEG_EN = 1, the TSEG is enabled to appear in the appropriate physical address space. Note that once D_LCK is set, this bit becomes read only.

### 4.1.33 TOM - Top of Memory

PCI Device:	0
Address Offset:	A0-A1h
Default Value:	0001h
Access:	RO; R/W;
Size:	16 bits

This Register contains the size of physical memory. BIOS determines the memory size reported to the OS using this Register.

Bit	Access & Default	Description
15:9		Reserved
8:0	R/W 01h	<b>Top of Memory (TOM):</b> This register reflects the total amount of populated physical memory. This is also the amount of addressable physical memory when remapping is used appropriate to ensure that no physical memory is wasted. This is NOT necessarily the highest main memory address (holes may exist in main memory address map due to addresses allocated for memory mapped I/O). These bits correspond to address bits 35:27 (128 MB granularity). Bits 26:0 are assumed to be 0.



#### 4.1.34 ERRSTS—Error Status (D0:F0)

PCI Device:	0
Address Offset:	C8-C9h
Default Value:	0000h
Access:	R/WC/S
Size:	16 bits

This register is used to report various error conditions via the SERR DMI messaging mechanism. A SERR DMI message is generated on a zero to one transition of any of these flags (if enabled by the ERRCMD and PCICMD registers). These bits are set regardless of whether or not the SERR is enabled and generated. After the error processing is complete, the error logging mechanism can be unlocked by clearing the appropriate status bit by software writing a '1' to it.

, RO

Bit	Access & Default	Description
15:12		Reserved
11	R/WC/S Ob	MCH Thermal Sensor Event for SMI/SCI/SERR: This bit indicates that a MCH Thermal Sensor trip has occurred and an SMI, SCI or SERR has been generated. The status bit is set only if a message is sent based on Thermal event enables in Error command, SMI command and SCI command registers. A trip point can generate one of SMI, SCI, or SERR interrupts (two or more per event is invalid). Multiple trip points can generate the same interrupt, if software chooses this mode, subsequent trips may be lost. If this bit is already set, then an interrupt message will not be sent on a new thermal sensor event.
10		Reserved
9	R/WC/S 0 b	<b>LOCK to non-DRAM Memory Flag (LCKF):</b> When this bit is set to 1, the MCH has detected a lock operation to memory space that did not map into DRAM.
8	R/WC/S 0 b	Received Refresh Timeout Flag (RRTOF): This bit is set when 1024 memory core refreshes are enqueued.
7:2		Reserved
1	R/WC/S Ob	<b>Multiple-bit DRAM ECC Error Flag (DMERR):</b> If this bit is set to 1, a memory read data transfer had an uncorrectable multiple-bit error. When this bit is set, the address, channel number, and device number that caused the error are logged in the DEAP register. Once this bit is set the DEAP, DERRSYN, and DERRDST fields are locked until the CPU clears this bit by writing a 1. Software uses bits [1:0] to detect whether the logged error address is for Single or Multiple-bit error. This bit is reset on PWROK.
0	R/WC/S Ob	<b>Single-bit DRAM ECC Error Flag (DSERR):</b> If this bit is set to 1, a memory read data transfer had a single-bit correctable error and the corrected data was sent for the access. When this bit is set the address and device number that caused the error are logged in the DEAP register. Once this bit is set the DEAP, DERRSYN, and DERRDST fields are locked to further single bit error updates until the CPU clears this bit by writing a 1. A multiple bit error that occurs after this bit is set will overwrite the DEAP and DERRSYN fields with the multiple-bit error signature and the DMERR bit will also be set. A single bit error that occurs after a multibit error will set this bit but will not overwrite the other fields. This bit is reset on PWROK.



#### 4.1.35 ERRCMD—Error Command (D0:F0)

PCI Device:	0
Address Offset:	CA-CBh
Default Value:	0000h
Access:	R/W
Size:	16 bits

This register controls the MCH responses to various system errors. Since the MCH does not have an SERRB signal, SERR messages are passed from the MCH to the ICH7 over DMI. When a bit in this register is set, a SERR message will be generated on DMI whenever the corresponding flag is set in the ERRSTS register. The actual generation of the SERR message is globally enabled for Device 0 via the PCI Command register.

Bit	Access & Default	Description
15:12		Reserved
11	R/W 0 b	SERR on MCH Thermal Sensor Event (TSESERR) 1: The MCH generates a DMI SERR special cycle when bit 11 of the ERRSTS is
		set. The SERR must not be enabled at the same time as the SMI for the same thermal sensor event.
		0: Reporting of this condition via SERR messaging is disabled.
10		Reserved
9	R/W	SERR on LOCK to non-DRAM Memory (LCKERR)
	0 b	<ol> <li>The MCH will generate a DMI SERR special cycle whenever a CPU lock cycle is detected that does not hit DRAM.</li> </ol>
		0: Reporting of this condition via SERR messaging is disabled.
8	R/W	SERR on DRAM Refresh Timeout (DRTOERR)
	0 b	<ol> <li>The MCH generates a DMI SERR special cycle when a DRAM Refresh timeout occurs.</li> </ol>
		0: Reporting of this condition via SERR messaging is disabled.
7:2		Reserved
1	R/W	SERR Multiple-Bit DRAM ECC Error (DMERR):
	0 b	<ol> <li>The MCH generates an SERR message over DMI when it detects a multiple- bit error reported by the DRAM controller.</li> </ol>
		<ol> <li>Reporting of this condition via SERR messaging is disabled. For systems not supporting ECC this bit must be disabled.</li> </ol>
0	R/W	SERR on Single-bit ECC Error (DSERR):
	0 b	<ol> <li>The MCH generates an SERR special cycle over DMI when the DRAM controller detects a single bit error.</li> </ol>
		0: Reporting of this condition via SERR messaging is disabled.
		For systems that do not support ECC this bit must be disabled.



#### 4.1.36 SMICMD - SMI Command (D0:F0)

PCI Device:	0
Address Offset:	CC-CDh
Default Value:	0000h
Access:	RO; R/W;
Size:	16 bits

This register enables various errors to generate an SMI DMI special cycle. When an error flag is set in the ERRSTS register, it can generate an SERR, SMI, or SCI DMI special cycle when enabled in the ERRCMD, SMICMD, or SCICMD registers, respectively. Note that one and only one message type can be enabled.

Bit	Access & Default	Description
15:2		Reserved
1	R/W O b	<ul> <li>SMI on Multiple-Bit DRAM ECC Error (DMESMI):</li> <li>1: The MCH generates an SMI DMI message when it detects a multiple-bit error reported by the DRAM controller.</li> <li>0: Reporting of this condition via SMI messaging is disabled. For systems not supporting ECC this bit must be disabled.</li> </ul>
0	R/W 0 b	<ul> <li>SMI on Single-bit ECC Error (DSESMI):</li> <li>1: The MCH generates an SMI DMI special cycle when the DRAM controller detects a single bit error.</li> <li>0: Reporting of this condition via SMI messaging is disabled. For systems that do not support ECC this bit must be disabled.</li> </ul>

#### 4.1.37 SCICMD - SCI Command (D0:F0)

PCI Device:
Address Offset:
Default Value:
Access:
Size:

0 CE-CFh 0000h RO; R/W; 16 bits

This register enables various errors to generate an SMI DMI special cycle. When an error flag is set in the ERRSTS register, it can generate an SERR, SMI, or SCI DMI special cycle when enabled in the ERRCMD, SMICMD, or SCICMD registers, respectively. Note that one and only one message type can be enabled.

Bit	Access & Default	Description
15:2		Reserved
1	R/W Ob	<ul> <li>SCI on Multiple-Bit DRAM ECC Error (DMESCI):</li> <li>1: The MCH generates an SCI DMI message when it detects a multiple-bit error reported by the DRAM controller.</li> <li>0: Reporting of this condition via SCI messaging is disabled. For systems not supporting ECC this bit must be disabled.</li> </ul>
0	R/W Ob	<ul> <li>SCI on Single-bit ECC Error (DSESCI):</li> <li>1: The MCH generates an SCI DMI special cycle when the DRAM controller detects a single bit error.</li> <li>0: Reporting of this condition via SCI messaging is disabled. For systems that do not support ECC this bit must be disabled.</li> </ul>



#### SKPD—Scratchpad Data (D0:F0) 4.1.38

PCI Device:
Address Offset:
Default Value:
Access:
Size:

0 DC-DFh 00000000h R/W 32 bits

This register holds 32 writable bits with no functionality. It is for the convenience of BIOS.

Bit	Access & Default	Description
31:0	R/W 00000000 h	Scratchpad Data: 1 DWord of data storage.

#### CAPIDO—Capability Identifier (D0:F0) 4.1.39

PCI Device: Address Offset: Default Value: Access: Size:

0 EO-E8h 000000000001090009h RO 72 bits

Bit	Access & Default	Description
71:28		Reserved
27:24	RO 1h	<b>CAPID Version:</b> This field has the value 0001b to identify the first revision of the CAPID register definition.
23:16	RO 09h	<b>CAPID Length:</b> This field has the value 09h to indicate the structure length (9 bytes).
15:8	RO 00h	<b>Next Capability Pointer:</b> This field is hardwired to 00h indicating the end of the capabilities linked list.
7:0	RO 09h	<b>CAP_ID:</b> This field has the value 1001b to identify the CAP_ID assigned by the PCI SIG for vendor dependent capability pointers.

#### EDEAP—Extended DRAM Error Address Pointer (D0:F0) 4.1.40

PCI Device:	0
Address Offset:	FCh
Default Value:	00h
Access:	RO/S
Size:	8 bits

Bit	Access & Default	Description
7:1		Reserved
0	RO/S 0 b	<b>Extended Error Address Pointer (EEAP):</b> This bit provides bit 32 of the error address after any remapping when an ECC error occurs. This bit is concatenated with bits 31:7 of the DEAP register to get bits 32:7 of the address in which an error occurred. This bit is reset on PWROK.



# 4.2 MCHBAR Configuration Register Details

The MCHBAR registers are offset from the MCHBAR base address. Table 4-2 provides an address map of the registers listed by address offset in ascending order. Detailed bit descriptions of the registers follow the table.

#### Table 4-2. MCHBAR Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Access
100h	CODRBO	Channel 0 DRAM Rank Boundary Address 0	00h	R/W
101h	C0DRB1	Channel 0 DRAM Rank Boundary Address 1	00h	R/W
102h	CODRB2	Channel 0 DRAM Rank Boundary Address 2	00h	R/W
103h	CODRB3	Channel 0 DRAM Rank Boundary Address 3	00h	R/W
108h	CODRAO	Channel 0 DRAM Rank 0,1 Attribute	00h	R/W
109h	CODRA2	Channel 0 DRAM Rank 2,3 Attribute	00h	R/W
10Ch	CODCLKDIS	Channel 0 DRAM Clock Disable	00h	R/W
10E–10Fh	COBNKARC	Channel 0 DRAM Bank Architecture	0000h	R/W
114–117h	C0DRT1	Channel 0 DRAM Timing Register 1	02483D22h	R/W
120–123h	CODRCO	Channel 0 DRAM Controller Mode 0	4000280_00ss_h	R/W
124–127h	CODRC1	Channel 0 DRAM Controller Mode 1	00000000h	R/W
180h	C1DRB0	Channel 1 DRAM Rank Boundary Address 0	00h	R/W
181h	C1DRB1	Channel 1 DRAM Rank Boundary Address 1	00h	R/W
182h	C1DRB2	Channel 1 DRAM Rank Boundary Address 2	00h	R/W
183h	C1DRB3	Channel 1 DRAM Rank Boundary Address 3	00h	R/W
188h	C1DRA0	Channel 1 DRAM Rank 0,1 Attribute	00h	R/W
189h	C1DRA2	Channel 1 DRAM Rank 2,3 Attribute	00h	R/W
18Ch	C1DCLKDIS	Channel 1 DRAM Clock Disable	00h	R/W/L
18E–18Fh	C1BNKARC	Channel 1 Bank Architecture	0000h	R/W
194–197h	C1DRT1	Channel 1 DRAM Timing Register 1	02903D22h	R/W
1A0–1A3h	C1DRC0	Channel 1 DRAM Controller Mode 0	00000000h	R/W
1A4–1A7h	C1DRC1	Channel 1 DRAM Controller Mode 1	00000000h	R/W, R/W/L
F10–F13h	PMCFG	Power Management Configuration	00000000h	R/W
F14–F17h	PMSTS	Power Management Status	00000000h	R/WC/S



#### 4.2.1 CODRBO—Channel A DRAM Rank Boundary Address 0

MMIO Range: Address Offset: Default Value: Access: Size:	MCHBAR 100h 00h R/W 8 bits
Size:	8 DITS
Size:	8 bits

The **DRAM Rank Boundary Register** defines the upper boundary address of each DRAM rank with a granularity of 32 MB. Each rank has its own single-byte **DRB** register. These registers are used to determine which chip select will be active for a given address.

Channel and rank map:

Channel A Rank 0:	100h
Channel A Rank 1:	101h
Channel A Rank 2:	102h
Channel A Rank 3:	103h
Channel B Rank 0:	180h
Channel B Rank 1:	181h
Channel B Rank 2:	182h
Channel B Rank 3:	183h

#### Single Channel or Asymmetric Channels Example

If the channels are independent, addresses in Channel B should begin where addresses in Channel A left off, and the address of the first rank of Channel A can be calculated from the technology (256 Mb, 512 Mb, or 1 Gb) and the x8 or x16 configuration. With independent channels a value of 01h in **CODRBO** indicates that 32 MB of DRAM has been populated in the first rank, and the top address in that rank is 32 MB.

- Programming guide:

If Channel A is empty, all of the CODRBs are programmed with 00h.

CODRB0 = Total memory in chA rank0 (in 32 MB increments)

CODRB1 = Total memory in chA rank0 + chA rank1 (in 32 MB increments)

C1DRB0 = Total memory in chA rank0 + chA rank1 + chA rank2 + chA rank3 + chB rank0 (in 32 MB increments)

If Channel B is empty, all of the C1DRBs are programmed with the same value as C0DRB3.

#### Interleaved Channels Example

If channels are interleaved, corresponding ranks in opposing channels will contain the same value, and the value programmed takes into account the fact that twice as many addresses are spanned by this rank compared to the single channel case. With interleaved channels, a value of 01h in **CODRBO** and a value of 01h in **C1DRBO** indicate that 32 MB of DRAM has been populated in the first rank of each channel and the top address in that rank of either channel is 64 MB.

- Programming guide:

CODRB0 = C1DRB0 = Total memory in chA rank0 (in 32 MB increments) CODRB1 = C1DRB1 = Total memory in chA rank0 + chA rank1 (in 32 MB increments)

CODRB3 = C1DRB3 = Total memory in chA rank0 + chA rank1+ chA rank2 + chA rank3 (in 32 MB increments)



In all modes, if a DIMM is single sided, it appears as a populated rank and an empty rank. A DRB must be programmed appropriately for each.

Each Rank is represented by a byte. Each byte has the following format.

Bit	Access & Default	Description
7:0	R/W 00 h	<b>Channel A DRAM Rank Boundary Address:</b> This 8 bit value defines the upper and lower addresses for each DRAM rank. Bits 6:2 are compared against Address 31:27 to determine the upper address limit of a particular rank. Bits 1:0 must be 0s. Bit 7 may be programmed to a '1' in the highest DRB (DRB3) if 4 GBs of memory is present.

#### 4.2.2 **CODRB1—Channel A DRAM Rank Boundary Address 1**

MMIO Range:	MCHBAR
Address Offset:	101h
Default:	00h
Access:	R/W
Size:	8 bits

The operation of this register is detailed in the description for register CODRBO.

#### 4.2.3 CODRB2—Channel A DRAM Rank Boundary Address 2

MMIO Range:	MCHBAR
Address Offset:	102h
Default Value:	00h
Access:	R/W
Size:	8 bits

The operation of this register is detailed in the description for register CODRBO.

#### 4.2.4 CODRB3—Channel A DRAM Rank Boundary Address 3

MMIO Range:	MCHBAR
Address Offset:	103h
Default Value:	00h
Access:	R/W
Size:	8 bits

The operation of this register is detailed in the description for register CODRBO.



### 4.2.5 CODRAO—Channel A DRAM Rank 0,1 Attribute

MMIO Range:MCHBARAddress Offset:108hDefault Value:00hAccess:R/WSize:8 bits

The **DRAM Rank Attribute Registers** define the page sizes to be used when accessing different ranks. These registers should be left with their default value (all zeros) for any rank that is unpopulated, as determined by the corresponding CxDRB registers. Each byte of information in the **CxDRA** registers describes the page size of a pair of ranks.

Channel and rank map:

Channel A Rank 0, 1:108h Channel A Rank 2, 3:109h Channel B Rank 0, 1:188h Channel B Rank 2, 3:189h

Bit	Access & Default	Description
7		Reserved
6:4	R/W 000 b	Channel A DRAM odd Rank Attribute: This 3 bit field defines the page size of the corresponding rank. 000: Unpopulated 001: Reserved 010: 4 KB 011: 8 KB 100: 16 KB Others: Reserved
3		Reserved
2:0	R/W 000 b	Channel A DRAM even Rank Attribute: This 3 bit field defines the page size of the corresponding rank. 000: Unpopulated 001: Reserved 010: 4 KB 011: 8 KB 100: 16 KB Others: Reserved

### 4.2.6 CODRA2—Channel A DRAM Rank 2,3 Attribute

MMIO Range:	MCHBAR
Address Offset:	109h
Size:	8 bits

The operation of this register is detailed in the description for register CODRAO.



#### 4.2.7 CODCLKDIS—Channel A DRAM Clock Disable

MMIO Range: Address Offset:	MCHBAR 10Ch
Default Value:	00h
Access:	R/W
Size:	8 bits

This register can be used to disable the System Memory Clock signals to each DIMM slot, which can significantly reduce EMI and Power concerns for clocks that go to unpopulated DIMMs. Clocks should be enabled based on whether a slot is populated, and what kind of DIMM is present.

Bit	Access & Default	Description
7:6		Reserved
5	R/W 0 b	DIMM clock gate enable pair 5 0: Tri-state the corresponding clock pair. 1: Enable the corresponding clock pair.
4	R/W 0 b	DIMM clock gate enable pair 4 0: Tri-state the corresponding clock pair. 1: Enable the corresponding clock pair.
3	R/W 0 b	DIMM clock gate enable pair 3 0: Tri-state the corresponding clock pair. 1: Enable the corresponding clock pair.
2	R/W 0 b	DIMM clock gate enable pair 2 0: Tri-state the corresponding clock pair. 1: Enable the corresponding clock pair.
1	R/W 0 b	DIMM clock gate enable pair 1 0: Tri-state the corresponding clock pair. 1: Enable the corresponding clock pair.
0	R/W 0 b	DIMM clock gate enable pair 0 0: Tri-state the corresponding clock pair. 1: Enable the corresponding clock pair.

*Note:* Since there are multiple clock signals assigned to each Rank of a DIMM, it is important to clarify exactly which Rank width field affects which clock signal:

Channel	Rank	Clocks Affected
0	0 or 1	SCLK_A[2:0]/ SCLK_A[2:0]#
0	2 or 3	SCLK_A[5:3]/ SCLK_A[5:3]#
1	0 or 1	SCLK_B[2:0]/ SCLK_B[2:0]#
1	2 or 3	SCLK_B[5:3]/ SCLK_B[5:3]#



### 4.2.8 COBNKARC—Channel A DRAM Bank Architecture

PCI Device: Function:	
Address Offset: Default Value:	10E-10Fh 0000h
Access:	R/W
Size:	16 bits

This register is used to program the bank architecture for each Rank.

Bit	Access & Default	Description
15:8		Reserved
7:6	R/W 00 b	Rank 3 Bank Architecture 00:4 Bank. 01:8 Bank. 1X: Reserved
5:4	R/W 00 b	Rank 2 Bank Architecture 00:4 Bank. 01:8 Bank. 1X: Reserved
3:2	R/W 00 b	Rank 1 Bank Architecture 00:4 Bank. 01:8 Bank. 1X: Reserved
1:0	R/W 00 b	Rank 0 Bank Architecture 00:4 Bank. 01:8 Bank. 1X: Reserved

# 4.2.9 CODRT1—Channel A DRAM Timing Register

MMIO Range: Address Offset: Default Value: Access: Size: MCHBAR 114-117h 02483D22h R/W 32 bits

Bit	Access & Default	Description
31:23		Reserved
22:19	R/W 9 h	Activate to Precharge delay (tRAS). This bit controls the number of DRAM clocks for tRAS. Minimum recommendations are beside their corresponding encodings.         0h – 3hReserved         4h – FhFour to Fifteen Clocks respectively.
18:10		Reserved
9:8	R/W 01 b	CASB Latency (tCL). This field is programmable on DDR2 DIMMs. The value programmed here must match the CAS Latency of every DDR2 DIMM in the system. Encoding DDR2 CL 00: 5 01: 4 10: 3 11: Reserved
7		Reserved



Bit	Access & Default	Description
6:4	R/W 010 b	DRAM RAS to CAS Delay (tRCD). This bit controls the number of clocks inserted between a row activate command and a read or write command to that row. EncodingtRCD 000:2 DRAM Clocks 001:3 DRAM Clocks 010:4 DRAM Clocks 011:5 DRAM Clocks 100 - 111:Reserved
3		Reserved
2:0	R/W 010 b	DRAM RAS Precharge (tRP). This bit controls the number of clocks that are inserted between a row precharge command and an activate command to the same rank. EncodingtRP 000:2 DRAM Clocks 001:3 DRAM Clocks 010:4 DRAM Clocks 011:5 DRAM Clocks 100 - 111: Reserved

# 4.2.10 CODRCO—Channel A DRAM Controller Mode 0

MMIO Range: Address Offset: Default Value: Access: Size: MCHBAR 120-123h 4000280\_00ss\_h R/W 32 bits

Bit	Access & Default	Description
31:30		Reserved
29	R/W 0 b	<b>Initialization Complete (IC):</b> This bit is used for communication of software state between the memory controller and the BIOS. BIOS sets this bit to 1 after initialization of the DRAM memory array is complete.
28:11		Reserved
10:8	R/W 000 b	Refresh Mode Select (RMS): This field determines whether refresh is enabled and, if so, at what rate refreshes will be executed. 000:Refresh disabled 001:Refresh enabled. Refresh interval 15.6 μsec 010:Refresh enabled. Refresh interval 7.8 μsec 011:Refresh enabled. Refresh interval 3.9 μsec 100:Refresh enabled. Refresh interval 1.95 μsec 111:Refresh enabled. Refresh interval 64 clocks (fast refresh mode) Other:Reserved
7		Reserved



Bit	Access & Default	Description
6:4	R/W 000 b	<ul> <li>Mode Select (SMS): These bits select the special operational mode of the DRAM interface. The special modes are intended for initialization at power up.</li> <li>000: Post Reset state:</li> <li>When the MCH exits reset (power-up or otherwise), the mode select field is cleared to "000". During any reset sequence, while power is applied and reset is active, the MCH de-asserts all CKE signals. After internal reset is de-asserted, CKE signals remain de-asserted until this field is written to a value different than "000". On this event, all CKE signals are asserted. During suspend, MCH internal signal triggers DRAM controller to flush pending commands and enter all ranks into Self-Refresh mode. As part of resume sequence, MCH will be reset, which will clear this bifield to "000" and maintain CKE signals de-asserted. After internal reset is de-asserted, CKE signals remain de-asserted until this field is written to a value different than "000". On this event, all CKE signals are asserted. During entry to other low power states (C3, S1), MCH internal signal triggers DRAM controller to flush pending triggers DRAM controller to flush pending commands and enter all ranks into Self-Refresh mode. MCH signal triggers DRAM controller to flush pending commands and enter all ranks into Self-Refresh mode. MCH signal triggers DRAM controller to flush pending commands and enter all ranks into Self-Refresh mode. During exit to normal mode, MCH signal triggers DRAM controller to flush pending commands and enter all ranks into Self-Refresh mode. During exit to normal operation without S/W involvement.</li> </ul>
		<ul> <li>001: NOP Command Enable: All CPU cycles to DRAM result in a NOP command on the DRAM interface.</li> <li>010: All Banks Pre-charge Enable: All CPU cycles to DRAM result in an "all banks precharge" command on the DRAM interface.</li> </ul>
		011: Mode Register Set Enable: All CPU cycles to DRAM result in a "mode register" set command on the DRAM interface. Host address lines are mapped to DRAM address lines in order to specify the command sent, as shown in Volume 1, System Memory Controller section, memory Detection and Initialization. Refer to JEDEC Standard 79-2A Section 2.2.2 "Programming the Mode and Extended Mode Registers".
		100: Extended Mode Register Set Enable: All CPU cycles to DRAM result in an "extended mode register set" command on the DRAM interface. Host address lines are mapped to DRAM address lines in order to specify the command sent, as shown in Volume 1, System Memory Controller section, memory Detection and Initialization. Refer to JEDEC Standard 79-2A Section 2.2.2 "Programming the Mode and Extended Mode Registers".
		<ul> <li>110: CBR Refresh Enable: In this mode all CPU cycles to DRAM result in a CBR cycle on the DRAM interface</li> <li>111: Normal operation</li> </ul>
3:2		Reserved
1:0	RO	DRAM Type (DT) Used to select between supported SDRAM types. 00: Reserved 01: Reserved
		10: Second Revision Dual Data Rate (DDR2) SDRAM 11: Reserved

### 4.2.11 CODRC1—Channel A DRAM Controller Mode 1

MMIO Range: Address Offset: Default Value: Access: Size: MCHBAR 124-127h 00000000h R/W 32 bits

Bit	Access & Default	Description
31	R/W 0 b	<ul> <li>Enhanced Addressing Enable (ENHADE):</li> <li>0: Disabled. DRAM address map follows the standard address map.</li> <li>1: Enabled. DRAM address map follows the enhanced address map.</li> </ul>
30:0		Intel Reserved



#### 4.2.12 C1DRB0—Channel B DRAM Rank Boundary Address 0

MMIO Range: Address Offset: Default Value: Access: Size: MCHBAR 180h 00h R/W 8 bits

The operation of this register is detailed in the description for register CODRBO.

#### 4.2.13 C1DRB1—Channel B DRAM Rank Boundary Address 1

MMIO Range: Address Offset: Default Value:	181h 00h
Access:	R/W
Size:	8 bits

The operation of this register is detailed in the description for register C0DRB0.

#### 4.2.14 C1DRB2—Channel B DRAM Rank Boundary Address 2

MMIO Range: Address Offset:	MCHBAR
Address Offset:	182h
Default Value:	00h
Access:	R/W
Size:	8 bits

The operation of this register is detailed in the description for register CODRBO.

#### 4.2.15 C1DRB3—Channel B DRAM Rank Boundary Address 3

MMIO Range:	MCHBAR
Address Offset:	183h
Default Value:	00h
Access:	R/W
Size:	8 bits
SIZE.	o DIIS

The operation of this register is detailed in the description for register CODRBO.

#### 4.2.16 C1DRA0—Channel B DRAM Rank 0,1 Attribute

MMIO Range: Address Offset: Default Value:	MCHBAR 188h 00h
Access:	R/W
Size:	8 bits

The operation of this register is detailed in the description for register CODRAO.

#### 4.2.17 C1DRA2—Channel B DRAM Rank 2,3 Attribute

MMIO Range: Address Offset: Default Value: Access: Size: MCHBAR 189h 00h R/W 8 bits

The operation of this register is detailed in the description for register CODRAO.



### 4.2.18 C1DCLKDIS—Channel B DRAM Clock Disable

MCHBAR

18Ch

8 bits

00h R/W/L

MMIO Range:	
Address Offset:	
Default Value:	
Access:	
Size:	

The operation of this register is detailed in the description for register CODCLKDIS.

# 4.2.19 C1BNKARC—Channel B Bank Architecture

MCHBAR 18E-18Fh 0000h R/W 16 bits
16 bits

The operation of this register is detailed in the description for register COBNKARC.

# 4.2.20 C1DRT1—Channel 1 DRAM Timing Register 1

MMIO Range:	MCHBAR
Address Offset:	194-197h
Default Value:	02483D22h
Access:	R/W
Size:	32 bits

The operation of this register is detailed in the description for register CODRT1.

#### 4.2.21 C1DRC0—Channel 1 DRAM Controller Mode 0

MMIO Range:	MCHBAR
Address Offset:	1A0-1A3h
Default Value:	4000280_00ssh
Access:	R/W
Size:	32 bits

The operation of this register is detailed in the description for register CODRCO.

#### 4.2.22 C1DRC1—Channel 1 DRAM Controller Mode 1

MMIO Range: Address Offset: Default Value:	MCHBAR 1A4-1A7h 00000000h
Access:	R/W, R/W/L
Size:	32 bits

The operation of this register is detailed in the description for register CODRC1.



# 4.2.23 PMCFG—Power Management Configuration

PCI Device: Address Offset:
Default Value:
Access:
Size:

MCHBAR F10-F13h 00000000h R/W 32 bits

Bit	Access & Default	Description
31:5		Reserved
4	R/W 0 b	Enhanced Power Management Features Enable 0: Legacy power management mode 1: Reserved.
3:0		Reserved

### 4.2.24 PMSTS—Power Management Status

PCI Device:	MCHBAR
Address Offset:	F14-F17h
Default Value:	00000000h
Access:	R/WC/S
Size:	32 bits

This register is Reset by PWROK only.

Bit	Access & Default	Description
31:2		Reserved
1	R/WC/S	Channel B in self-refresh
	0 b	Set by power management hardware after Channel B is placed in self refresh as a result of a Power State or a Reset Warn sequence,
		Cleared by Power management hardware before starting Channel B self refresh exit sequence initiated by a power management exit.
		Cleared by the BIOS in a warm reset (Reset# asserted while PWROK is asserted) exit sequence.
		<ul><li>0: Channel B not ensured to be in self-refresh.</li><li>1: Channel B in Self-Refresh.</li></ul>
0	R/WC/S	Channel A in Self-refresh
	0 b	Set by power management hardware after Channel A is placed in self refresh as a result of a Power State or a Reset Warn sequence,
		Cleared by Power management hardware before starting Channel A self refresh exit sequence initiated by a power management exit.
		Cleared by the BIOS in a warm reset (Reset# asserted while PWOK is asserted) exit sequence.
		<ul><li>0: Channel A not ensured to be in self-refresh.</li><li>1: Channel A in Self-Refresh.</li></ul>




# 4.3 Egress Port Register Summary

Registers exist in the PCI Express Root Complex Link Declaration Capability structures of each PCI Express element in both the MCH & ICH to support software discovery of the topology of the root complex. They are offset from the EPBAR base address. Table 4-3 provides an address map of the registers listed by address offset in ascending order. Detailed bit descriptions of the registers follow the table. Link Declaration Topology is shown in Figure 4-1.

#### Table 4-3. Egress Port Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Access
044h–047h	EPESD	EP Element Self Description	See Section 4.3.1	R/WO, RO
050h–053h	EPLE1D	EP Link Entry 1 Description	0100000h	R/WO, RO
058h–05Fh	EPLE1A	EP Link Entry 1 Address	000000000000000000h	R/WO
060h–063h	EPLE2D	EP Link Entry 2 Description	0200002h	R/WO, RO
068h–06Fh	EPLE2A	EP Link Entry 2 Address	000000000008000h	RO
070h–073h	EPLE3D†	EP Link Entry 3 Description	0300002h	R/WO, RO
078h–07Fh	EPLE3A†	EP Link Entry 3 Address	000000000018000h	RO

#### Figure 4-1. Link Declaration Topology





## 4.3.1 EPESD—EP Element Self Description

MMIO Range:	EPBAR
Address Offset:	044-047h
Default Value:	00000201h (Intel® 3000); 00000301h (Intel® 3010 chipset)
Access:	RO, R/WO
Size:	32 bits

This register provides information about the root complex element containing this Link Declaration Capability.

Bit	Access & Default	Description
31:24	RO	Port Number
	00 h	This field specifies the port number associated with this element with respect to the component that contains this element.
		Value of 00 h indicates to configuration software that this is the default egress port.
23:16	R/WO	Component ID
	00 h	This field identifies the physical component that contains this Root Complex Element. Component IDs start at 1.
		This value is a mirror of the value in the Component ID field of all elements in this component. The value only needs to be written in one of the mirrored fields and it will be reflected everywhere that it is mirrored.
15:8	RO	Number of Link Entries
	02 h (Intel® 3000 chipset) 03h (Intel® 3010 chipset)	This field indicates the number of link entries following the Element Self Description. This field reports 2 on Intel® 3000 chipset, and 3 on Intel® 3010 chipset (one each for the PCI Express and the DMI).
7:4		Reserved
3:0	RO 01h	<b>Element Type:</b> This field indicates the type of the Root Complex Element. Value of 1h represents a port to system memory

### 4.3.2 EPLE1D—EP Link Entry 1 Description

MMIO Range:	EPBAR
Address Offset:	050-053h
Default Value:	01000000h
Access:	RO, R/WO
Size:	32 bits

This register provides the first part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description
31:24	RO	Target Port Number
	01 h	This field specifies the port number associated with the element targeted by this link entry (DMI). The target port number is with respect to the component that contains this element as specified by the target component ID.
23:16	R/WO	Target Component ID
	00 h	This field identifies the physical or logical component that is targeted by this link entry. A value of 0 is reserved; Component IDs start at 1.
		This value is a mirror of the value in the Component ID field of all elements in this component. The value only needs to be written in one of the mirrored fields and it will be reflected everywhere that it is mirrored.



Bit	Access & Default	Description
15:2		Reserved
1	RO O b	Link Type This field indicates that the link points to memory-mapped space (for RCRB). The link address specifies the 64-bit base address of the target RCRB.
0	R/WO 0 b	Link Valid 0: Link Entry is not valid and will be ignored. 1: Link Entry specifies a valid link.

#### **EPLE1A—EP Link Entry 1 Address** 4.3.3

MMIO Range: Address Offset: Default Value:	EPBAR 058-05Fh 00000000_00000000h P/WO
Access:	R/WO
Size:	64 bits

This register provides the second part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description	
63:32		Reserved	
31:12	R/WO 0 0000 h	Link Address Memory mapped base address of the RCRB that is the target element (DMI) for this link entry.	
11:0		Reserved	

#### **EPLE2D—EP Link Entry 2 Description** 4.3.4

MMIO Range:	EPBAR
Address Offset:	060-063h
Default Value:	02000002h
Access:	RO, R/WO
Size:	32 bits

This register provides the first part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description	
31:24	RO	Target Port Number	
	02 h	Specifies the port number associated with the element targeted by this link entry (PCI Express). The target port number is with respect to the component that contains this element as specified by the target component ID.	
23:16	R/WO	Target Component ID	
	00 h	Identifies the physical or logical component that is targeted by this link entry. A value of 0 is reserved; Component IDs start at 1.	
		This value is a mirror of the value in the Component ID field of all elements in this component. The value only needs to be written in one of the mirrored fields and it will be reflected everywhere that it is mirrored.	



Bit	Access & Default	Description	
15:2		Reserved	
1	RO 1 b	Link Type Indicates that the link points to configuration space of the integrated device which controls the root port. The link address specifies the configuration address (segment, bus, device, function) of the target root port.	
0	R/WO 0 b	Link Valid 0: Link Entry is not valid and will be ignored. 1: Link Entry specifies a valid link.	

# 4.3.5 EPLE2A—EP Link Entry 2 Address

MMIO Range:	EPBAR
Address Offset:	068-06Fh
Default Value:	00000000_00008000h
Access:	RO, R/WO
Size:	64 bits

Second part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description
63:28		Reserved
27:20	RO 00 h	Bus Number
19:15	RO 0 0001 b	Device Number Target for this link is PCI Express port (Device 1).
14:12	RO 000 b	Function Number
11:0		Reserved

### 4.3.6 EPLE3D-EP Link Entry 3 Description

MMIO Range:	EPBAR
Address Offset:	070-073h
Default Value:	0300002h
Access:	RO, R/WO
Size:	32 bits

This register provides the first part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description	
31:24	RO	Target Port Number	
	03 h	Specifies the port number associated with the element targeted by this link entry (PCI Express). The target port number is with respect to the component that contains this element as specified by the target component ID.	
23:16	R/WO	Target Component ID	
	00 h	Identifies the physical or logical component that is targeted by this link entry. A value of 0 is reserved; Component IDs start at 1.	
		This value is a mirror of the value in the Component ID field of all elements in this component. The value only needs to be written in one of the mirrored fields and it will be reflected everywhere that it is mirrored.	



Bit	Access & Default	Description	
15:2		Reserved	
1	RO 1 b	Link Type Indicates that the link points to configuration space of the integrated device which controls the root port. The link address specifies the configuration address (segment, bus, device, function) of the target root port.	
0	R/WO 0 b	Link Valid 0: Link Entry is not valid and will be ignored. 1: Link Entry specifies a valid link.	

# 4.3.7 EPLE3A—EP Link Entry 3 Address

MMIO Range: Address Offset:	EPBAR 078-07Fh
Default Value:	00000000_00018000h
Access:	RO
Size:	64 bits

This register provides the second part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description	
63:20		Reserved	
19:15	RO 0 0011 b	Device Number Target for this link is PCI Express port (Device 3).	
14:12	RO 000 b	Function Number	
11:0		Reserved	

§



# 5 Host-PCI Express Bridge Registers (D1:F0)

Device 1 contains the controls associated with the PCI Express root port. In addition, it also functions as the virtual PCI-to-PCI bridge. Table 5-1 provides an address map of the D1:FO registers listed by address offset in ascending order. Section 5.1 provides a detailed bit description of the registers.

*Warning:* When reading the PCI Express "conceptual" registers such as this, you may not get a valid value unless the register value is stable.

The *PCI Express Specification* defines two types of reserved bits: Reserved and Preserved:

- 1. Reserved for future RW implementations; software must preserve value read for writes to bits.
- 2. Reserved and Zero: Reserved for future R/WC/S implementations; software must use 0 for writes to bits.

Unless explicitly documented as Reserved and Zero, all bits marked as reserved are part of the Reserved and Preserved type, which have historically been the typical definition for Reserved.

It is important to note that most (if not all) control bits in this device cannot be modified unless the link is down. Software is required to first Disable the link, then program the registers, and then re-enable the link (which will cause a full-retrain with the new settings).

Address Offset	Register Symbol	Register Name	Default Value	Access
00-01h	VID1	Vendor Identification	8086h	RO
02-03h	DID1	Device Identification	2779h	RO
04-05h	PCICMD1	PCI Command	0000h	RO, R/W
06-07h	PCISTS1	PCI Status	0010h	RO, R/WC
08h	RID1	Revision Identification	C0h	RO
09-0Bh	CC1	Class Code	060400h	RO
0Ch	CL1	Cache Line Size	00h	R/W
0Dh	_	Reserved	—	_
0Eh	HDR1	Header Type	01h	RO
0F-17h	_	Reserved	_	_
18h	PBUSN1	Primary Bus Number	00h	RO
19h	SBUSN1	Secondary Bus Number	00h	RO
1Ah	SUBUSN1	Subordinate Bus Number	00h	R/W
1Bh	_	Reserved	—	—
1Ch	IOBASE1	I/O Base Address	F0h	RO
1Dh	IOLIMIT1	I/O Limit Address	00h	R/W

#### Table 5-1. Host-PCI Express Bridge Register Address Map (D1:F0) (Sheet 1 of 3)



	Address Offset	Register Symbol	Register Name	Default Value	Access
-	1Eh-1Fh	SSTS1	Secondary Status	00h	RO, R/W/C
	20-21h	MBASE1	Memory Base Address	FFF0h	R/W
	22-23h	MLIMIT1	Memory Limit Address	0000h	R/W
	24-25h	PMBASE1	Prefetchable Memory Base Address	FFF1h	RO, R/W
	26-27h	PMLIMIT1	Prefetchable Memory Limit Address	0001h	RO, R/W
	28-2Bh	PMBASEU1	Prefetchable Memory Base Address	000000Fh	R/W
	2C-2Fh	PMLIMITU1	Prefetchable Memory Limit Address	00000000h	R/W
	30-33h	_	Reserved	—	—
Γ	34h	CAPPTR1	Capabilities Pointer	88h	RO
_	35-3Bh	_	Reserved	_	—
	3Ch	INTRLINE1	Interrupt Line	00h	R/W
Ī	3Dh	INTRPIN1	Interrupt Pin	01h	RO
Ē	3E-3Fh	BCTRL1	Bridge Control	0000h	RO, R/W
ľ	40-7Fh	—	Reserved	—	—
ľ	80-83h	PM_CAP1	Power Management Capabilities	C8029001h	RO
	84-87h	PM_CS1	Power Management Control/ Status	00000000h	RO, R/W, R/W/S
ſ	88-8Bh	SS_CAPID	Subsystem ID and Vendor ID Capabilities	0000800Dh	RO
	8C-8Fh	SS	Subsystem ID and Subsystem Vendor ID	00008086h	RO
	90-91h	MSI_CAPID	Message Signaled Interrupts Capability ID	A005h	RO
	92-93h	MC	Message Control	0000h	RO, R/W
Ī	94-97h	MA	Message Address	0000000h	RO, R/W
ſ	98-99h	MD	Message Data	0000h	R/W
ľ	9A-9Fh	_	Reserved	_	—
ſ	A0-A1h	PCI_EXPRESS_CAPL	PCI Express Capability List	0010h	RO
	A2-A3h	PCI_EXPRESS_CAP	PCI Express Capabilities	0141h	RO, R/WO
Ī	A4-A7h	DCAP	Device Capabilities	00000000h	RO
ſ	A8-A9h	DCTL	Device Control	0000h	R/W
ľ	AA-ABh	DSTS	Device Status	0000h	RO
ľ	AC-AFh	LCAP	Link Capabilities	02012D01h	R/WO
Ē	B0-B1h	LCTL	Link Control	0000h	RO, R/W
F	B2-B3h	LSTS	Link Status	1001h	RO
F	B4-B7h	SLOTCAP	Slot Capabilities	00000000h	R/WO
ŀ	B8-B9h	SLOTCTL	Slot Control	01C0h	RO, R/W
ŀ	BA-BBh	SLOTSTS	Slot Status	0000h	RO, R/W/C
F	BC-BDh	RCTL	Root Control	0000h	R/W
ľ	BE-BFh	_	Reserved	_	
ŀ	CO-C3h	RSTS	Root Status	00000000h	RO, R/W/C

#### Table 5-1. Host-PCI Express Bridge Register Address Map (D1:F0) (Sheet 2 of 3)



#### Table 5-1. Host-PCI Express Bridge Register Address Map (D1:F0) (Sheet 3 of 3)

Address Offset	Register Symbol	Register Name	Default Value	Access
C4-FFh	_	Reserved	_	_
EC–EFh	PCI_EXPRESS_LC	PCI Express Legacy Control	0000000h	RO, R/W
100-103h	VCECH	Virtual Channel Enhanced Capability Header	14010002h	RO
104-107h	PVCCAP1	Port VC Capability Register 1	00000001h	RO, R/WO
108-10Bh	PVCCAP2	Port VC Capability Register 2	00000001h	RO
10C-10Dh	PVCCTL	Port VC Control	0000h	R/W
10E-10Fh	_	Reserved	_	—
110-113h	VCORCAP	VC0 Resource Capability	0000000h	RO
114-117h	VCORCTL	VC0 Resource Control	800000FFh	RO, R/W
118-119h	_	Reserved	—	_
11A-11Bh	VCORSTS	VC0 Resource Status	0002h	RO
11C-11Fh	VC1RCAP	VC1 Resource Capability	00008000h	RO
120-123h	VC1RCTL	VC1 Resource Control	0100000h	RO, R/W
124-125h	_	Reserved	_	_
126-127h	VC1RSTS	VC1 Resource Status	0002h	RO
128-13Fh	_	Reserved	_	—
140-143h	RCLDECH	Root Complex Link Declaration Enhanced Capability Header	00010005h	RO
144-147h	ESD	Element Self Description	See Section 5.1.58	RO, R/WO
148-14Fh	_	Reserved	_	_
150-153h	LE1D	Link Entry 1 Description	0000000h	RO, R/WO
154-157h	_	Reserved	—	—
158-15Fh	LE1A	Link Entry 1 Address	0000000000000000	R/WO
160-163h	LE2D	Link Entry 2 Description	0000000h	RO, R/WO
164h-167h	_	Reserved	_	—
168h-16Fh	LE2A	Link Entry 2 Address	000000000018000	R/O
1C4–1C7h	UESTS	Uncorrectable Error Status	0000000h	RO, R/WC/S
1C8–1CBh	UEMSK	Uncorrectable Error Mask	0000000h	RO, R/W/S
1CC–1CFh	_	Reserved	—	—
1D0–1D3h	CESTS	Correctable Error Status	0000000h	RO, R/WC/S
1D4–1D7h	CEMSK	Correctable Error Mask	0000000h	RO, R/W/S
1D8–217h	_	Reserved	-	_
218–21Fh	PEGSSTS	PCI Express Sequence Status	0000000000000FFFh	RO
220–FFFh	_	Reserved	—	_



# 5.1 Configuration Register Details (D1:F0)

# 5.1.1 VID1—Vendor Identification (D1:F0)

PCI Device:	1
Address Offset:	00h
Default Value:	8086h
Access:	RO
Size:	16 bits

This register combined with the Device Identification register uniquely identifies any PCI device.

Bit	Access & Default	Description
15:0	RO 8086 h	Vendor Identification (VID1) PCI standard identification for Intel.

### 5.1.2 DID1—Device Identification (D1:F0)

PCI Device: Address Offset: Default Value: Access: Size:

1 02h 2779h RO 16 bits

This register combined with the Vendor Identification register uniquely identifies any PCI device.

Bit	Access & Default	Description	
15:0	RO 2779h	Device Identification Number (DID1) Identifier assigned to the MCH device 1 (virtual PCI-to-PCI bridge, PCI Express port).	

### 5.1.3 PCICMD1—PCI Command (D1:F0)

PCI Device:	1
Address Offset:	04h
Default Value:	0000h
Access:	RO, R/W
Size:	16 bits

Bit	Access & Default	Description	
15:11		Reserved	
10	R/W	INTA Assertion Disable	
	0 b	0: This device is permitted to generate INTA interrupt messages.	
		1: This device is prevented from generating interrupt messages.	
		Any INTA emulation interrupts already asserted must be de-asserted when this bit is set.	
		Only affects interrupts generated by the device (PCI INTA from a PME or Hot Plug event) controlled by this command register. It does not affect upstream MSIs, upstream PCI INTA-INTD asserts and de-assert messages.	
9	RO	Fast Back-to-Back Enable (FB2B)	
	0 b	Not Applicable or Implemented. Hardwired to 0.	



Bit	Access & Default	Description
8	R/W O b	<ul> <li>SERR Message Enable (SERRE1)</li> <li>This bit is an enable bit for Device 1 SERR messaging. The MCH communicates the SERRB condition by sending an SERR message to the ICH7. This bit, when set, enables reporting of non-fatal and fatal errors to the Root Complex. Note that errors are reported if enabled either through this bit or through the PCI Express specific bits in the Device Control Register</li> <li>O: The SERR message is generated by the MCH for Device 1 only under conditions enabled individually through the Device Control Register.</li> <li>1: The MCH is enabled to generate SERR messages which will be sent to the ICH7 for specific Device 1 error conditions generated/detected on the primary side of the virtual PCI to PCI Express bridge (not those received by the secondary side). The error status is reported in the PCISTS1 register.</li> </ul>
7		Reserved
6	R/WO O b	<ul> <li>Parity Error Enable (PERRE)</li> <li>Controls whether or not the Master Data Parity Error bit in the PCI Status register can bet set.</li> <li>0: Master Data Parity Error bit in PCI Status register cannot be set.</li> <li>1: Master Data Parity Error bit in PCI Status register can be set.</li> </ul>
5	RO 0 b	VGA Palette Snoop Not Applicable or Implemented. Hardwired to 0.
4	RO 0 b	Memory Write and Invalidate Enable (MWIE) Not Applicable or Implemented. Hardwired to 0.
3	RO 0 b	Special Cycle Enable (SCE) Not Applicable or Implemented. Hardwired to 0.
2	R/W Ob R/W	<ul> <li>Bus Master Enable (BME): controls the ability of the PCI Express link port to forward memory and I/O Read/Write requests in the upstream direction</li> <li>O: This device is prevented from making memory or IO requests to its primary bus. Note that according to PCI Specification, as MSI interrupt messages are in-band memory writes, disabling the bus master enable bit prevents this device from generating MSI interrupt messages or passing them from its secondary bus to its primary bus. Upstream memory writes/reads, IO writes/reads, peer writes/reads, and MSIs will all be treated as invalid cycles. Writes are forwarded to memory address 0 with byte enables de-asserted. Reads will be forwarded to memory address 0 and will return Unsupported Request status (or Master abort) in its completion packet.</li> <li>1: This device is allowed to issue requests to its primary bus will be issued when the data is available.</li> <li>This bit does not affect forwarding of Completions from the primary interface to the secondary interface.</li> <li>Memory Access Enable (MAE)</li> <li>O: All of davice 1/5 memory is disabled.</li> </ul>
	0 b	<ol> <li>All of device 1's memory space is disabled.</li> <li>Enable the Memory and Pre-fetchable memory address ranges defined in the MBASE1, MLIMIT1, PMBASE1, and PMLIMIT1 registers.</li> </ol>
0	R/W O b	<ul> <li>I/O Access Enable (IOAE)</li> <li>O: All of device 1's I/O space is disabled.</li> <li>1: Enable the I/O address range defined in the IOBASE1, and IOLIMIT1 registers.</li> </ul>



# 5.1.4 PCISTS1—PCI Status (D1:F0)

PCI Device:	1
Address Offset:	06h
Default Value:	0010h
Access:	RO, R/WC
Size:	16 bits

This register reports the occurrence of error conditions associated with primary side of the "virtual" Host-PCI Express bridge embedded within the MCH.

Bit	Access & Default	Description
15	RO	Detected Parity Error (DPE)
	0 b	Not Applicable or Implemented. Hardwired to 0. Parity (generating poisoned TLPs) is not supported on the primary side of this device (The MCH does not do error forwarding).
14	R/WC	Signaled System Error (SSE)
	Οb	This bit is set when this Device sends an SERR due to detecting an ERR_FATAL or ERR_NONFATAL condition and the SERR Enable bit in the Command register is '1'. Both received (if enabled by BCTRL1[1]) and internally detected error messages do not affect this field.
13	RO	Received Master Abort Status (RMAS)
	0 b	Not Applicable or Implemented. Hardwired to 0. The concept of a master abort does not exist on primary side of this device.
12	RO	Received Target Abort Status (RTAS)
	0 b	Not Applicable or Implemented. Hardwired to 0. The concept of a target abort does not exist on primary side of this device.
11	RO	Signaled Target Abort Status (STAS)
	0 b	Not Applicable or Implemented. Hardwired to 0. The concept of a target abort does not exist on primary side of this device.
10:9	RO	DEVSELB Timing (DEVT)
	00 b	This device is not the subtractive decoded device on bus 0. This bit field is therefore hardwired to 00 to indicate that the device uses the fastest possible decode.
8	RO	Master Data Parity Error (PMDPE)
	0 b	Because the primary side of the PCI Express lane's virtual PCI-to-PCI bridge is integrated with the MCH functionality there is no scenario where this bit will get set. Because hardware will never set this bit, it is impossible for software to have an opportunity to clear this bit or otherwise test that it is implemented. The PCI specification defines it as a R/WC, but for our implementation an RO definition behaves the same way and will meet all Microsoft testing requirements.
7	RO	Fast Back-to-Back (FB2B)
	0 b	Not Applicable or Implemented. Hardwired to 0.
6		Reserved
5	RO	66/60 MHz capability (CAP66)
	0 b	Not Applicable or Implemented. Hardwired to 0.
4	RO	Capabilities List
	1 b	Indicates that a capabilities list is present. Hardwired to 1.
3	RO	INTA Status
	0 b	Indicates that an interrupt message is pending internally to the device. Only PME and Hot Plug sources feed into this status bit (not PCI INTA-INTD assert and deassert messages). The INTA Assertion Disable bit, PCICMD1[10], has no effect on this bit.
2:0		Reserved



# 5.1.5 **RID1—Revision Identification (D1:F0)**

PCI Device:	1
Address Offset:	08h
Default Value:	C0h
Access:	RO
Size:	8 bits

This register contains the revision number of the MCH device 1. These bits are read only and writes to this register have no effect.

Bit	Access & Default	Description	
7:0	RO	Revision Identification Number (RID1)	
	C0h	Indicates the number of times that this device in this component has been "stepped" through the manufacturing process. It is always the same as the RID values in all other devices in this component.	

# 5.1.6 CC1—Class Code (D1:F0)

PCI Device:	1
Address Offset:	09h
Default Value:	060400h
Access:	RO
Size:	24 bits

This register identifies the basic function of the device, a more specific sub-class, and a register-specific programming interface.

Bit	Access & Default	Description
23:16	RO 06 h	Base Class Code (BCC) Indicates the base class code for this device. This code has the value 06h, indicating a Bridge device.
15:8	RO 04 h	Sub-Class Code (SUBCC) Indicates the sub-class code for this device. The code is 04h indicating a PCI to PCI Bridge.
7:0	RO 00 h	<b>Programming Interface (PI)</b> Indicates the programming interface of this device. This value does not specify a particular register set layout and provides no practical use for this device.

### 5.1.7 CL1—Cache Line Size (D1:F0)

PCI Device:	1
Address Offset:	OCh
Default Value:	OOh
Access:	R/W
Size:	8 bits

Bit	Access & Default	Description
7:0	R/W	Cache Line Size (Scratch pad)
	00 h	Implemented by PCI Express devices as a read-write field for legacy compatibility purposes but has no impact on any PCI Express device functionality.



### 5.1.8 HDR1—Header Type (D1:F0)

PCI Device: Address Offset: Default Value: Access: Size:	1 OEh O1h RO 8 bits
Size.	o Dits

This register identifies the header layout of the configuration space. No physical register exists at this location.

Bit	Access & Default	Description
7:0	RO	Header Type Register (HDR)
	01 h	Returns 01 to indicate that this is a single function device with bridge header layout.

#### 5.1.9 PBUSN1—Primary Bus Number (D1:F0)

1
18h
00h
RO
8 bits

This register identifies that this "virtual" Host-PCI Express bridge is connected to PCI bus 0.

Bit	Access & Default	Description
7:0	RO 00 h	<b>Primary Bus Number (BUSN)</b> Configuration software typically programs this field with the number of the bus on the primary side of the bridge. Since device 1 is an internal device and its primary bus is always 0, these bits are read only and are hardwired to 0.

### 5.1.10 SBUSN1—Secondary Bus Number (D1:F0)

PCI Device:	1
Address Offset:	19h
Default Value:	00h
Access:	RO
Size:	8 bits

This register identifies the bus number assigned to the second bus side of the "virtual" bridge i.e. to PCI Express link. This number is programmed by the PCI configuration software to allow mapping of configuration cycles to PCI Express link.

Bit	Access & Default	Description
7:0	R/W 00 h	Secondary Bus Number (BUSN) This field is programmed by configuration software with the bus number assigned to PCI Express link.



#### 5.1.11 SUBUSN1—Subordinate Bus Number (D1:F0)

1
1Ah
00h
R/W
8 bits

This register identifies the subordinate bus (if any) that resides at the level below PCI Express link. This number is programmed by the PCI configuration software to allow mapping of configuration cycles to PCI Express link.

Bit	Access & Default	Description
7:0	R/W	Subordinate Bus Number (BUSN)
	00 h	This register is programmed by configuration software with the number of the highest subordinate bus that lies behind the device 1 bridge. When only a single PCI device resides on the PCI Express link segment, this register will contain the same value as the SBUSN1 register.

#### 5.1.12 IOBASE1—I/O Base Address (D1:F0)

PCI Device:	1
Address Offset:	1Ch
Default Value:	F0h
Access:	RO
Size:	8 bits

This register controls the CPU to PCI Express link I/O access routing based on the following formula:

IO\_BASE ≤ address ≤ IO\_LIMIT

Only upper 4 bits are programmable. For the purpose of address decode address bits A [11:0] are treated as 0. Thus the bottom of the defined I/O address range will be aligned to a 4 KB boundary.

Bit	Access & Default	Description
7:4	R/W F h	I/O Address Base (IOBASE) Corresponds to A [15:12] of the I/O addresses passed by bridge 1 to PCI Express link. BIOS must not set this register to 00h otherwise 0CF8h/0CFCh accesses will be forwarded to the PCI Express hierarchy associated with this device.
3:0		Reserved

#### 5.1.13 IOLIMIT1-I/O Limit Address (D1:F0)

bits

PCI Device: Address Offset: Default Value:	1 1Dh 00h
Access:	R/W
Size:	8 bit

This register controls the CPU to PCI Express link I/O access routing based on the following formula:

IO\_BASE ≤ address ≤ IO\_LIMIT



Only upper 4 bits are programmable. For the purposes of address decode address bits A [11:0] are assumed to be FFFh. Thus, the top of the defined I/O address range will be at the top of a 4 KB aligned address block.

Bit	Access & Default	Description
7:4	R/W 0 h	I/O Address Limit (IOLIMIT) Corresponds to A[15:12] of the I/O address limit of device 1. Devices between this upper limit and IOBASE1 will be passed to the PCI Express hierarchy associated with this device.
3:0		Reserved

### 5.1.14 SSTS1—Secondary Status (D1:F0)

PCI Device:	1
Address Offset:	1Eh
Default Value:	00h
Access:	RO, R/W/C
Size:	16 bits

SSTS1 is a 16-bit status register that reports the occurrence of error conditions associated with secondary side (i.e., PCI Express link side) of the "virtual" PCI-PCI Bridge embedded within MCH.

Bit	Access & Default	Description
15	R/WC	Detected Parity Error (DPE):
	0 b	When set indicates that the MCH received across the link (upstream) a Posted Write Data Poisoned TLP (EP=1)
14	R/WC	Received System Error (RSE)
	0 b	This bit is set when the secondary side sends an ERR_FATAL or ERR_NONFATAL message due to an error detected by the secondary side, and the SERR Enable bit in the Bridge Control register is '1'.
13	R/WC	Received Master Abort (RMA)
	0 b	This bit is set when the Secondary Side for Type 1 Configuration Space Header Device (for requests initiated by the Type 1 Header Device itself) receives a Completion with <b>Unsupported Request</b> Completion Status.
12	R/WC	Received Target Abort (RTA)
	0 b	This bit is set when the Secondary Side for Type 1 Configuration Space Header Device (for requests initiated by the Type 1 Header Device itself) receives a Completion with <b>Completer Abort</b> Completion Status.
11	RO	Signaled Target Abort (STA)
	0 b	Not Applicable or Implemented. Hardwired to 0. The MCH does not generate Target Aborts (the MCH will never complete a request using the Completer Abort Completion status).
10:9	RO	DEVSELB Timing (DEVT)
	00 b	Not Applicable or Implemented. Hardwired to 0.
8		Reserved
7	RO	Fast Back-to-Back (FB2B)
	0 b	Not Applicable or Implemented. Hardwired to 0.
6		Reserved
5	RO	66/60 MHz capability (CAP66)
	0 b	Not Applicable or Implemented. Hardwired to 0.
4:0		Reserved



#### 5.1.15 MBASE1—Memory Base Address (D1:F0)

PCI Device:	1
Address Offset:	20h
Default Value:	FFFOh
Access:	R/W
Size:	16 bits

This register controls the CPU to PCI Express link non-prefetchable memory access routing based on the following formula:

MEMORY BASE ≤ address ≤ MEMORY LIMIT

bits

The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A [31:20] of the 32-bit address. The bottom 4 bits of this register are read-only and return zeroes when read. The configuration software must initialize this register. For the purpose of address decode address bits A[19:0] are assumed to be 0. Thus, the bottom of the defined memory address range will be aligned to a 1 MB boundary.

Bit	Access & Default	Description
15:4	R/W FFF h	Memory Address Base (MBASE) Corresponds to A[31:20] of the lower limit of the memory range that will be passed to PCI Express link.
3:0		Reserved

#### 5.1.16 MLIMIT1—Memory Limit Address (D1:F0)

PCI Device: Address Offset: Default Value: Access:	1 22h 0000h R/W
Size:	16 bits

This register controls the CPU to PCI Express link non-prefetchable memory access routing based on the following formula:

MEMORY BASE ≤ address ≤ MEMORY LIMIT

The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A [31:20] of the 32-bit address. The bottom 4 bits of this register are read-only and return zeroes when read. The configuration software must initialize this register. For the purpose of address decode address bits A[19:0] are assumed to be FFFFFh. Thus, the top of the defined memory address range will be at the top of a 1 MB aligned memory block.

Memory range covered by MBASE and MLIMIT registers are used to map non-pre-Note: fetchable PCI Express link address ranges and PMBASE and PMLIMIT are used to map pre-fetchable address ranges.

> This segregation allows application of USWC space attribute to be performed in a true plug-and-play manner to the pre-fetchable address range for improved CPU-PCI Express memory access performance.

Also that configuration software is responsible for programming all address range Note: registers (pre-fetchable, non-prefetchable) with the values that provide exclusive address ranges i.e. prevent overlap with each other and/or with the ranges covered with the main memory. There is no provision in the MCH hardware to enforce prevention of overlap and operations of the system in the case of overlap are not guaranteed.



Bit	Access & Default	Description
15:4	R/W 000 h	Memory Address Limit (MLIMIT) Corresponds to A[31:20] of the upper limit of the address range passed to PCI Express link.
3:0		Reserved

### 5.1.17 PMBASE1—Prefetchable Memory Base Address (D1:F0)

1
24h
FFF1h
RO, R/W
16 bits

This register in conjunction with the corresponding Upper Base Address register controls the CPU to PCI Express link prefetchable memory access routing based on the following formula:

PREFETCHABLE\_MEMORY\_BASE ≤ address ≤ PREFETCHABLE\_MEMORY\_LIMIT

The upper 12 bits of this register are read/write and correspond to address bits A [31:20] of the 40-bit address. The lower 8 bits of the Upper Base Address register are read/write and correspond to address bits A [39:32] of the 40-bit address. The configuration software must initialize this register. For the purpose of address decodes address bits A [19:0] are assumed to be 0. Thus, the bottom of the defined memory address range will be aligned to a 1 MB boundary.

Bit	Access & Default	Description
15:4	R/W FFF h	Prefetchable Memory Base Address (MBASE) Corresponds to A[31:20] of the lower limit of the memory range that will be passed to PCI Express link.
3:0	RO 1h	<b>64-bit Address Support</b> This field indicates that the upper 32-bits of the prefetchable memory region limit address are contained in the Prefetchable Memory Base Limit Address Register (offset 2Ch).

#### 5.1.18 PMLIMIT1—Prefetchable Memory Limit Address (D1:F0)

PCI Device:	1
Address Offset:	26h
Default Value:	0000h
Access:	RO, R/W
Size:	16 bits

This register in conjunction with the corresponding Upper Limit Address register controls the CPU to PCI Express link prefetchable memory access routing based on the following formula:

```
PREFETCHABLE_MEMORY_BASE < Address < PREFETCHABLE_MEMORY_LIMIT
```

The upper 12 bits of this register are read/write and correspond to address bits A [31:20] of the 40-bit address. The lower 8 bits of the Upper Limit Address register are read/write and correspond to address bits A [39:32] of the 40-bit address. The configuration software must initialize this register. For the purpose of address decodes address bits A [19:0] are assumed to be FFFFFh. Thus, the top of the defined memory address range will be at the top of a 1 MB aligned memory block. Note that



prefetchable memory range is supported to allow segregation by the configuration software between the memory ranges that must be defined as UC and the ones that can be designated as a USWC (i.e. prefetchable) from the CPU perspective.

Bit	Access & Default	Description
15:4	R/W 000 h	Prefetchable Memory Address Limit (PMLIMIT) Corresponds to A[31:20] of the upper limit of the address range passed to PCI Express link.
3:0	RO 0 h	64-bit Address Support Indicates the bridge 32-bit address support only

#### 5.1.19 PMBASEU1—Prefetchable Memory Base Address

PCI Device:	1
Address Offset:	28-2Bh
Default Value:	0000000Fh
Access:	R/W;
Size:	32 bits

This register in conjunction with the corresponding Upper Base Address register controls the CPU to PCI Express link prefetchable memory access routing based on the following formula:

```
PREFETCHABLE MEMORY BASE ≤ Address ≤ PREFETCHABLE MEMORY LIMIT
```

The upper 12 bits of this register are read/write and correspond to address bits A[31:20] of the 40-bit address. The lower 8 bits of the Upper Base Address register are read/write and correspond to address bits A[39:32] of the 40-bit address. This register must be initialized by the configuration software. For the purpose of address decode address bits A[19:0] are assumed to be 0. Thus, the bottom of the defined memory address range will be aligned to a 1 MB boundary.

Bit	Access	Description
31:4		Reserved
3:0	R/W	<b>Prefetchable Memory Base Address (MBASEU):</b> Corresponds to A[35:32] of the lower limit of the prefetchable memory range that will be passed to PCI Express link.

#### 5.1.20 PMLIMITU1—Prefetchable Memory Limit Address

PCI Device:	1
Address Offset:	2C-2Fh
Default Value:	00000000h
Access:	R/W;
Size:	32 bits

This register in conjunction with the corresponding Upper Limit Address register controls the CPU to PCI Express link prefetchable memory access routing based on the following formula:

```
PREFETCHABLE_MEMORY_BASE ≤ Address ≤ PREFETCHABLE_MEMORY_LIMIT
```

The upper 12 bits of this register are read/write and correspond to address bits A[31:20] of the 40-bit address. The lower 8 bits of the Upper Limit Address register are read/write and correspond to address bits A[39:32] of the 40-bit address. This register must be initialized by the configuration software. For the purpose of address decode address bits A[19:0] are assumed to be FFFFFh. Thus, the top of the defined memory address range will be at the top of a 1 MB aligned memory block.



Note that prefetchable memory range is supported to allow segregation by the configuration software between the memory ranges that must be defined as UC and the ones that can be designated as a USWC (i.e. prefetchable) from the CPU perspective.

Bit	Access	Description
31:4		Reserved
3:0	R/W	<b>Prefetchable Memory Address Limit (MLIMITU):</b> Corresponds to A[35:32] of the upper limit of the prefetchable Memory range that will be passed to PCI Express link.

# 5.1.21 CAPPTR1—Capabilities Pointer (D1:F0)

PCI Device:	1
Address Offset:	34h
Default Value:	88h
Access:	RO
Size:	8 bits

The capabilities pointer provides the address offset to the location of the first entry in this device's linked list of capabilities.

Bit	Access & Default	Description
7:0	RO 88h	<b>First Capability (CAPPTR1)</b> The first capability in the list is the Subsystem ID and Subsystem Vendor ID Capability.

#### 5.1.22 INTRLINE1—Interrupt Line (D1:F0)

PCI Device:	1
Address Offset:	3Ch
Default Value:	00h
Access:	R/W
Size:	8 bits

This register contains interrupt line routing information. The device itself does not use this value; rather device drivers and operating systems to determine priority and vector information use it.

Bit	Access & Default	Description
7:0	R/W 00 h	<b>Interrupt Connection</b> . Used to communicate interrupt line routing information. POST software writes the routing information into this register as it initializes and configures the system. The value in this register indicates which input of the system interrupt controller this device's interrupt pin is connected to.



## 5.1.23 INTRPIN1—Interrupt Pin (D1:F0)

PCI Device:	1
Address Offset:	3Dh
Default Value:	01h
Access:	RO
Size:	8 bits

This register specifies which interrupt pin this device uses.

Bit	Access & Default	Description
7:0	RO 01 h	Interrupt Pin. As a single function device, the PCI Express device specifies INTA as its interrupt pin. 01h=INTA.

### 5.1.24 BCTRL1—Bridge Control (D1:F0)

1
3Eh
0000h
RO, R/W
16 bits

This register provides extensions to the PCICMD1 register that are specific to PCI-PCI bridges. The BCTRL provides additional control for the secondary interface (i.e. PCI Express link) as well as some bits that affect the overall behavior of the "virtual" Host-PCI Express bridge embedded within MCH, e.g. VGA compatible address ranges mapping.

Bit	Access & Default	Description
15:12		Reserved
11	RO 0 b	Discard Timer SERR Enable Not Applicable or Implemented. Hardwired to 0.
10	RO 0 b	Discard Timer Status Not Applicable or Implemented. Hardwired to 0.
9	RO 0 b	Secondary Discard Timer Not Applicable or Implemented. Hardwired to 0.
8	RO 0 b	Primary Discard Timer Not Applicable or Implemented. Hardwired to 0.
7	RO 0 b	Fast Back-to-Back Enable (FB2BEN) Not Applicable or Implemented. Hardwired to 0.
6	R/W 0 b	Secondary Bus Reset (SRESET) Setting this bit triggers a hot reset on the corresponding PCI Express Port.
5	RO 0 b	Master Abort Mode (MAMODE) When acting as a master, unclaimed reads that experience a master abort returns all 1's and any writes that experience a master abort completes normally and the data is thrown away. Hardwired to 0.
4	R/W O b	<ul> <li>VGA 16-bit Decode</li> <li>Enables the PCI-to-PCI bridge to provide 16-bit decoding of VGA I/O address precluding the decoding of alias addresses every 1 KB. This bit only has meaning if bit 3 (VGA Enable) of this register is also set to 1, enabling VGA I/O decoding and forwarding by the bridge.</li> <li>0 : Execute 10-bit address decodes on VGA I/O accesses.</li> <li>1 : Execute 16-bit address decodes on VGA I/O accesses.</li> </ul>



Bit	Access & Default	Description
3	R/W 0 b	VGA Enable (VGAEN) Controls the routing of CPU initiated transactions targeting VGA compatible I/O and
		memory address ranges. See the VGAEN/MDAP table in Device 0, offset 97h[0].
2	R/W O b	<ul> <li>ISA Enable (ISAEN)</li> <li>Needed to exclude legacy resource decode to route ISA resources to legacy decode path. Modifies the response by the MCH to an I/O access issued by the CPU that target ISA I/O addresses. This applies only to I/O addresses that are enabled by the IOBASE and IOLIMIT registers.</li> <li>O: All addresses defined by the IOBASE and IOLIMIT for CPU I/O transactions will be mapped to PCI Express link.</li> <li>1: MCH will not forward to PCI Express link any I/O transactions addressing the last 768 bytes in each 1 KB block even if the addresses are within the range defined by the IOBASE and IOLIMIT registers. Instead of going to PCI Express link these cycles will be forwarded to DMI where they can be subtractively or positively</li> </ul>
	5.444	claimed by the ISA bridge.
1	R/W O b	<ul> <li>SERR Enable (SERREN)</li> <li>0: No forwarding of error messages from secondary side to primary side that could result in an SERR.</li> <li>1: ERR_COR, ERR_NONFATAL, and ERR_FATAL messages result in SERR message when individually enabled by the Root Control register.</li> </ul>
0	R/W O b	Parity Error Response Enable (PEREN)Controls whether or not the Master Data Parity Error bit in the Secondary Status register is set when the MCH receives across the link (upstream) a Read Data Completion Poisoned TLP0: Master Data Parity Error bit in Secondary Status register cannot be set.1: Master Data Parity Error bit in Secondary Status register can be set.

# 5.1.25 PM\_CAPID1—Power Management Capabilities (D1:F0)

PCI Device:	1
Address Offset:	80h
Default Value:	C8029001h
Access:	RO
Size:	32 bits

Bit	Access & Default	Description	
31:27	RO	PME Support	
	19 h	This field indicates the power states in which this device may indicate PME wake via PCI Express messaging. D0, D3hot & D3cold. This device is not required to do anything to support D3hot & D3cold; it simply must report that those states are supported. Refer to the PCI Power Management 1.1 specification for encoding explanation and other power management details.	
26	RO	D2	
	0 b	Hardwired to 0 to indicate that the D2 power management state is NOT supported.	
25	RO	D1	
	0 b	Hardwired to 0 to indicate that the D1 power management state is NOT supported.	
24:22	RO	Auxiliary Current	
	000 b	Hardwired to 0 to indicate that there are no 3.3Vaux auxiliary current requirements.	
21	RO 0 b	<b>Device Specific Initialization (DSI)</b> Hardwired to 0 to indicate that special initialization of this device is NOT required before generic class device driver is to use it.	
20	RO	Auxiliary Power Source (APS)	
	0 b	Hardwired to 0.	
19	RO	PME Clock	
	0 b	Hardwired to 0 to indicate this device does NOT support PMEB generation.	



Bit	Access & Default	Description
18:16	RO 010 b	<b>PCI PM CAP Version</b> Hardwired to 02h to indicate there are 4 bytes of power management registers implemented and that this device complies with revision 1.1 of the <i>PCI Power</i> <i>Management Interface Specification</i> .
15:8	RO 90h / A0h	<b>Pointer to Next Capability</b> This contains a pointer to the next item in the capabilities list. If MSICH (CAPL[0] @ 7Fh) is 0, then the next item in the capabilities list is the Message Signaled Interrupts (MSI) capability at 90h. If MSICH (CAPL[0] @ 7Fh) is 1, then the next item in the capabilities list is the PCI Express capability at A0h.
7:0	RO 01 h	Capability ID Value of 01h identifies this linked list item (capability structure) as being for PCI Power Management registers.

# 5.1.26 PM\_CS1—Power Management Control/Status (D1:F0)

4h
0000000h
0, R/W
2 bits

Bit	Access & Default	Description
31:16		Reserved
15	RO 0 b	PME Status Indicates that this device does not support PMEB generation from D3 <sub>COId</sub> .
14:13	RO 00 b	Data Scale Indicates that this device does not support the power management data register.
12:9	RO 0 h	Data Select Indicates that this device does not support the power management data register.
8	R/W/S 0 b	PME EnableIndicates that this device does not generate PMEB assertion from any D-state.0: PMEB generation not possible from any D State1: PMEB generation enabled from any D StateThe setting of this bit has no effect on hardware.See PM_CAP[15:11]
7:2		Reserved
1:0	R/W OO b	<ul> <li>Power State Indicates the current power state of this device and can be used to set the device into a new power state. If software attempts to write an unsupported state to this field, write operation must complete normally on the bus, but the data is discarded and no state change occurs. 00: D0 01: D1 (Not supported in this device.) 10: D2 (Not supported in this device.) 11: D3 Support of D3<sub>cold</sub> does not require any special action. While in the D3<sub>hot</sub> state, this device can only act as the target of PCI configuration transactions (for power management control). This device also cannot generate interrupts or respond to MMR cycles in the D3 state. The device must return to the D0 state in order to be fully functional. There is no hardware functionality required to support these Power States.</li></ul>



#### 5.1.27 SS\_CAPID—Subsystem ID and Vendor ID Capabilities (D1:F0)

PCI Device: Address Offset: Default Value: Access: Size:

1 88h 0000800Dh RO 32 bits

This capability is used to uniquely identify the subsystem where the PCI device resides. Because this device is an integrated part of the system and not an add-in device, it is anticipated that this capability will never be used. However, it is necessary because Microsoft will test for its presence.

Bit	Access & Default	Description
31:16		Reserved
15:8	RO 80h	<b>Pointer to Next Capability</b> This contains a pointer to the next item in the capabilities list which is the PCI Power Management capability.
7:0	RO OD h	Capability ID Value of 0Dh identifies this linked list item (capability structure) as being for SSID/ SSVID registers in a PCI-to-PCI Bridge.

# 5.1.28 SS—Subsystem ID and Subsystem Vendor ID (D1:F0)

PCI Device:	1
Address Offset:	8Ch
Default Value:	00008086h
Access:	RO
Size:	32 bits

System BIOS can be used as the mechanism for loading the SSID/SVID values. These values must be preserved through power management transitions and hardware reset.

Bit	Access & Default	Description
31:16	R/WO 0000 h	Subsystem ID (SSID) Identifies the particular subsystem and is assigned by the vendor.
15:0	R/WO 8086 h	Subsystem Vendor ID (SSVID) Identifies the manufacturer of the subsystem and is the same as the vendor ID which is assigned by the PCI Special Interest Group.

#### 5.1.29 MSI\_CAPID—Message Signaled Interrupts Capability ID (D1:F0)

PCI Device: Address Offset: Default Value: Access: Size: 1 90h A005h RO 16 bits

When a device supports MSI it can generate an interrupt request to the processor by writing a predefined data item (a message) to a predefined memory address.



The reporting of the existence of this capability can be disabled by setting MSICH (CAPL [0] @ 7Fh). In that case walking this linked list will skip this capability and instead go directly from the PCI PM capability to the PCI Express capability.

Bit	Access & Default	Description
15:8	RO A0 h	<b>Pointer to Next Capability</b> This contains a pointer to the next item in the capabilities list which is the PCI Express capability.
7:0	RO 05 h	Capability ID Value of 05h identifies this linked list item (capability structure) as being for MSI registers.

#### 5.1.30 MC—Message Control (D1:F0)

PCI Device:1Address Offset:92hDefault Value:0000hAccess:RO, R/WSize:16 bits

System software can modify bits in this register, but the device is prohibited from doing so.

If the device writes the same message multiple times, only one of those messages is guaranteed to be serviced. If all of them must be serviced, the device must not generate the same message again until the driver services the earlier one.

Bit	Access & Default	Description
15:8		Reserved
7	RO 0 b	<b>64-bit Address Capable</b> Hardwired to 0 to indicate that the function does not implement the upper 32 bits of the Message Address register and is incapable of generating a 64-bit memory address.
6:4	R/W 000 b	Multiple Message Enable (MME) System software programs this field to indicate the actual number of messages allocated to this device. This number will be equal to or less than the number actually requested. The encoding is the same as for the MMC field below.
3:1	RO 000 b	Multiple Message Capable (MMC) System software reads this field to determine the number of messages being requested by this device. Value: Number of Messages Requested 000: 1 All other's are reserved in this implementation: 001: Reserved 010: Reserved 011: Reserved 100: Reserved 101: Reserved 101: Reserved 101: Reserved 111: Reserved
0	R/W 0 b	<ul> <li>MSI Enable (MSIEN) Controls the ability of this device to generate MSIs.</li> <li>0: MSI will not be generated.</li> <li>1: MSI will be generated when we receive PME or HotPlug messages. INTA will not be generated and INTA Status (PCISTS1[3]) will not be set.</li> </ul>



# 5.1.31 MA—Message Address (D1:F0)

Bit	Access & Default	Description
31:2	R/W	Message Address
	00000000 h	Used by system software to assign an MSI address to the device.
		The device handles an MSI by writing the padded contents of the MD register to this address.
1:0	RO	Force DWord Align
	00 b	Hardwired to 0 so that addresses assigned by system software are always aligned on a Dword address boundary.

# 5.1.32 MD—Message Data (D1:F0)

PCI Device:	1
Address Offset:	98h
Default Value:	0000h
Access:	R/W
Size:	16 bits

Bit	Access & Default	Description
15:0	R/W	Message Data
	0000 h	Base message data pattern assigned by system software and used to handle an MSI from the device.
		When the device must generate an interrupt request, it writes a 32-bit value to the memory address specified in the MA register. The upper 16 bits are always set to 0. This register supplies the lower 16 bits.

#### 5.1.33 PCI\_EXPRESS\_CAPL—PCI Express Link Capability List (D1:F0)

PCI Device:	1
Address Offset:	A0h
Default Value:	0010h
Access:	RO
Size:	16 bits

Enumerates the PCI Express link capability structure.

Bit	Access & Default	Description
15:8	RO 00 h	<b>Pointer to Next Capability</b> This value terminates the capabilities list. The Virtual Channel capability and any other PCI Express specific capabilities that are reported via this mechanism are in a separate capabilities list located entirely within PCI Express Extended Configuration space.
7:0	RO 10 h	Capability ID Identifies this linked list item (capability structure) as being for PCI Express registers.



# 5.1.34 PCI\_EXPRESS\_CAP—PCI Express Link Capabilities (D1:F0)

PCI Device:	1
Address Offset:	A2h
Default Value:	0141h
Access:	RO; R/WO
Size:	16 bits

Indicates PCI Express device capabilities.

Bit	Access & Default	Description
15:14		Reserved
13:9	RO 00 h	Interrupt Message Number Not Applicable or Implemented. Hardwired to 0.
8	R/WO 1 b	<ul> <li>Slot Implemented</li> <li>O: The PCI Express Link associated with this port is connected to an integrated component or is disabled.</li> <li>1: The PCI Express link associated with this port is connected to a slot.</li> <li>BIOS must initialize this field appropriately if a slot connection is not implemented.</li> </ul>
7:4	RO 4 h	Device/Port Type Hardwired to 0100b to indicate root port of PCI Express Root Complex.
3:0	RO 1 h	PCI Express Capability Version Hardwired to 1 as it is the first version.

#### 5.1.35 DCAP—Device Capabilities (D1:F0)

PCI Device:	1
Address Offset:	A4h
Default Value:	00000000h
Access:	RO
Size:	32 bits

Indicates PCI Express link capabilities.

Bit	Access & Default	Description
31:6		Reserved
5	RO 0 b	Extended Tag Field Supported Hardwired to indicate support for 5-bit Tags as a Requestor.
4:3	RO 00 b	Phantom Functions Supported Not Applicable or Implemented. Hardwired to 0.
2:0	RO 000 b	Max Payload Size Hardwired to indicate 128B maximum supported payload for Transaction Layer Packets (TLP).



### 5.1.36 DCTL—Device Control (D1:F0)

PCI Device:	1
Address Offset:	A8h
Default Value:	0000h
Access:	R/W
Size:	16 bits

Provides control for PCI Express device specific capabilities.

*Note:* The error reporting enable bits are in reference to errors detected by this device, not error messages received across the link. The reporting of error messages (ERR\_CORR, ERR\_NONFATAL, ERR\_FATAL) received by Root Port is controlled exclusively by Root Port Command Register.

Bit	Access & Default	Description
15:8		Reserved
7:5	R/W 000 b	<ul> <li>Max Payload Size</li> <li>000:128B maximum supported payload for Transaction Layer Packets (TLP). As a receiver, the Device must handle TLPs as large as the set value; as transmitter, the Device must not generate TLPs exceeding the set value.</li> <li>001-111: Reserved.</li> </ul>
4		Reserved
3	R/W 0 b	Unsupported Request Reporting Enable When set Unsupported Requests will be reported. Note that reporting of error messages received by Root Port is controlled exclusively by Root Control register.
2	R/W 0 b	Fatal Error Reporting Enable When set fatal errors will be reported. For a Root Port, the reporting of fatal errors is internal to the root. No external ERR_FATAL message is generated.
1	R/W 0 b	Non-Fatal Error Reporting Enable When set non-fatal errors will be reported. For a Root Port, the reporting of non- fatal errors is internal to the root. No external ERR_NONFATAL message is generated. Uncorrectable errors can result in degraded performance.
0	R/W 0 b	<b>Correctable Error Reporting Enable</b> When set correctable errors will be reported. For a Root Port, the reporting of correctable errors is internal to the root. No external ERR_CORR message is generated.

### 5.1.37 DSTS—Device Status (D1:F0)

1
AAh
0000h
RO
16 bits

Reflects status corresponding to controls in the Device Control register.



*Note:* The error reporting bits are in reference to errors detected by this device, not errors messages received across the link.

Bit	Access & Default	Description
15:6		Reserved
5	RO O b	<ul> <li>Transactions Pending</li> <li>O: All pending transactions (including completions for any outstanding non-posted requests on any used virtual channel) have been completed.</li> <li>1: Indicates that the device has transaction(s) pending (including completions for any outstanding non-posted requests for all used Traffic Classes).</li> </ul>
4		Reserved
3	R/WC 0 b	Unsupported Request Detected When set this bit indicates that the Device received an Unsupported Request. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control Register.
2	R/WC 0 b	Fatal Error Detected When set this bit indicates that fatal error(s) were detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register.
1	R/WC 0 b	Non-Fatal Error Detected When set this bit indicates that non-fatal error(s) were detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register.
0	R/WC 0 b	<b>Correctable Error Detected</b> When set this bit indicates that correctable error(s) were detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register.

### 5.1.38 LCAP—Link Capabilities (D1:F0)

PCI Device:	1
Address Offset:	ACh
Default Value:	02012D01h
Access:	R/WO
Size:	16 bits

Indicates PCI Express device specific capabilities.

Bit	Access & Default	Description
31:24	RO	Port Number
	02 h	Indicates the PCI Express port number for the given PCI Express link. Matches the value in Element Self Description [31:24].
23:18		Reserved
17:15	R/WO 010 b	L1 Exit Latency Indicates the length of time this Port requires to complete the transition from L1 to L0. The value 010 b indicates the range of 2 µs to less than 4 µs. If this field is required to be any value other than the default, BIOS must initialize it accordingly. Both bytes of this register that contain a portion of this field must be written simultaneously in order to prevent an intermediate (and undesired) value from ever existing.
14:12	R/WO 010 b	LOS Exit Latency Indicates the length of time this Port requires to complete the transition from LOs to LO. The value 010 b indicates the range of 128 ns to less than 256 ns. If this field is required to be any value other than the default, BIOS must initialize it accordingly.



Bit	Access & Default	Description
11:10	RO 11 b	Active State Link PM Support LOs & L1 entry supported.
9:4	RO 08 h (Intel® 3000 chipset) 10 h (Intel® 3010 chipset)	Max Link Width Intel® 3000 chipset only: Hardwired to indicate x8. Intel® 3010 chipset only: Hardwired to indicate x16. When Force x1 mode is enabled on this PCI Express link device, this field reflects x1 (01h).
3:0	RO 1 h	Max Link Speed Hardwired to indicate 2.5 Gb/s.

### 5.1.39 LCTL—Link Control (D1:F0)

PCI Device: Address Offset:	1 B0h
Default Value:	0000h
Access:	RO, R/W
Size:	16 bits

Allows control of PCI Express link.

Bit	Access & Default	Description
15:7		Reserved
6	R/W O b	<ul> <li>Common Clock Configuration</li> <li>O: Indicates that this component and the component at the opposite end of this Link are operating with asynchronous reference clock.</li> <li>1: Indicates that this component and the component at the opposite end of this Link are operating with a distributed common reference clock.</li> <li>Components utilize this common clock configuration information to report the</li> </ul>
5	R/W	correct LOs and L1 Exit Latencies.
	0 b	<ul> <li>0: Normal operation</li> <li>1: Full Link retraining is initiated by directing the Physical Layer LTSSM from L0, L0s, or L1 states to the Recovery state.</li> <li>This bit always returns 0 when read. This bit is cleared automatically (no need to write a 0).</li> </ul>
4	R/W O b	Link Disable         0: Normal operation         1: Link is disabled. Forces the LTSSM to transition to the Disabled state (via Recovery) from L0, L0s, or L1 states.         Link retraining happens automatically on 0 to 0 transition, just like when coming out of reset. Writes to this bit are immediately reflected in the value read from the bit, regardless of actual Link state.
3	RO 0 b	Read Completion Boundary (RCB) Hardwired to 0 to indicate 64 byte.
2		Reserved
1:0	R/W 00 b	Active State PM         Controls the level of active state power management supported on the given link.         00:       Disabled         01:       LOs Entry Supported         10:       Reserved         11:       LOs and L1 Entry Supported



## 5.1.40 LSTS—Link Status (D1:F0)

PCI Device:	1
Address Offset:	B2h
Default Value:	1001h
Access:	RO
Size:	16 bits

Indicates PCI Express link status.

Bit	Access & Default	Description
15:13		Reserved
12	RO	Slot Clock Configuration
	1 b	0: The device uses an independent clock irrespective of the presence of a reference on the connector.
		1: The device uses the same physical reference clock that the platform provides on the connector.
11	RO	Link Training
	0 b	Indicates that Link training is in progress. Hardware clears this bit once Link training is complete.
10	RO	Training Error
	0 b	This bit is set by hardware upon detection of unsuccessful training of the Link to the LO Link state.
9:4	RO	Negotiated Width
	00 h	Indicates negotiated link width
		00h: Reserved
		01h: x1
		04h: x4 08h: x8
		10h: x16 (Intel® 3010 chipset only)
		Reserved (Intel® 3000 chipset only)
		All other encodings are reserved.
3:0	RO	Negotiated Speed
	1 h	Indicates negotiated link speed.
		1h: 2.5 Gb/s
		All other encodings are reserved.



## 5.1.41 SLOTCAP—Slot Capabilities (D1:F0)

PCI Device: Address Offset: Default Value: Access:	1 B4h 000000000 R/WO 22 bitc
Size:	32 bits

PCI Express slot-related registers allow for the support of Hot-Plug.

Bit	Access & Default	Description
31:19	R/WO 0000 h	Physical Slot Number Indicates the physical slot number attached to this Port. This field must be initialized by BIOS to a value that assigns a slot number that is globally unique within the chassis.
18:17		Reserved
16:15	R/WO OO b	Slot Power Limit Scale Specifies the scale used for the Slot Power Limit Value. 00 = 1.0x 01 = 0.1x 10 = 0.01x 11 = 0.001x If this field is written, the link sends a Set_Slot_Power_Limit message.
14:7	R/WO 00 h	Slot Power Limit Value In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot. Power limit (in Watts) is calculated by multiplying the value in this field by the value in the Slot Power Limit Scale field. If this field is written, the link sends a Set_Slot_Power_Limit message.
6	R/WO 0 b	Hot-plug Capable Indicates that this slot is capable of supporting Hot-plug operations.
5	R/WO 0 b	Hot-plug Surprise Indicates that a device present in this slot might be removed from the system without any prior notification.
4	R/WO 0 b	Power Indicator Present Indicates that a Power Indicator is implemented on the chassis for this slot.
3	R/WO 0 b	Attention Indicator Present Indicates that an Attention Indicator is implemented on the chassis for this slot.
2:1		Reserved
0	R/WO 0 b	Attention Button Present Indicates that an Attention Button is implemented on the chassis for this slot. The Attention Button allows the user to request hot-plug operations.



## 5.1.42 SLOTCTL—Slot Control (D1:F0)

1
B8h
01C0h
R/W
16 bits

PCI Express slot related registers allow for the support of Hot-Plug.

Bit	Access & Default	Description
15:10		Reserved
9:8	R/W 01 b	Power Indicator Control Reads to this register return the current state of the Power Indicator. Writes to this register set the Power Indicator and cause the Port to send the appropriate POWER_INDICATOR_* messages. 00: Reserved 01: On 10: Blink 11: Off
7:6	R/W 11 b	Attention Indicator Control Reads to this register return the current state of the Attention Indicator. Writes to this register set the Attention Indicator and cause the Port to send the appropriate ATTENTION_INDICATOR_* messages. 00: Reserved 01: On 10: Blink 11: Off
5	R/W 0 b	Hot plug Interrupt Enable When set enables generation of hot plug interrupt on enabled hot plug events.
4	R/W 0 b	Command Completed Interrupt Enable When set enables the generation of hot plug interrupt when the Hot plug controller completes a command.
3	R/W O b	Presence Detect Changed Enable When set enables the generation of hot plug interrupt or wake message on a presence detect changed event.
2:1		Reserved
0	R/W O b	Attention Button Pressed Enable When set enables the generation of hot plug interrupt or wake message on an attention button pressed event.



### 5.1.43 SLOTSTS—Slot Status (D1:F0)

PCI Device:	1
Address Offset:	BAh
Default Value:	0000h
Access:	RO, R/W/C
Size:	16 bits

PCI Express slot-related registers allow for the support of Hot-Plug.

Bit	Access & Default	Description
15:7		Reserved
6	RO 0 b	Presence Detect State Indicates the presence of a card in the slot. 0: Slot Empty 1: Card Present in slot.
5		Reserved
4	R/WC 0 b	Command Completed Set when the hot plug controller completes an issued command.
3	R/WC 0 b	<b>Presence Detect Changed</b> Set when a Presence Detect change is detected. This corresponds to an edge on the signal that corresponds to bit 6 of this register (Presence Detect State).
2:1		Reserved
0	R/WC 0 b	Attention Button Pressed Set when the Attention Button is pressed.

### 5.1.44 RCTL—Root Control (D1:F0)

PCI Device:	1
Address Offset:	BCh
Default Value:	0000h
Access:	R/W
Size:	16 bits

Allows control of PCI Express Root Complex specific parameters. The system error control bits in this register determine if corresponding SERRs are generated when our device detects an error (reported in this device's Device Status register) or when an error message is received across the link. Reporting of SERR as controlled by these bits takes precedence over the SERR Enable in the PCI Command Register.

Bit	Access & Default	Description
15:4		Reserved
3	R/W O b	<ul> <li>PME Interrupt Enable</li> <li>O: No interrupts are generated as a result of receiving PME messages.</li> <li>1: Enables interrupt generation upon receipt of a PME message as reflected in the PME Status bit of the Root Status Register. A PME interrupt is also generated if the PME Status bit of the Root Status Register is set when this bit is set from a cleared state.</li> </ul>



Bit	Access & Default	Description
2	R/W	System Error on Fatal Error Enable
	0 b	Controls the Root Complex's response to fatal errors.
		0: No SERR generated on receipt of fatal error.
		1: Indicates that an SERR should be generated if a fatal error is reported by any of the devices in the hierarchy associated with this Root Port, or by the Root Port itself.
1	R/W	System Error on Non-Fatal Uncorrectable Error Enable
	0 b	Controls the Root Complex's response to non-fatal errors.
		0: No SERR generated on receipt of non-fatal error.
		1: Indicates that an SERR should be generated if a non-fatal error is reported by any of the devices in the hierarchy associated with this Root Port, or by the Root Port itself.
0	R/W	System Error on Correctable Error Enable
	0 b	Controls the Root Complex's response to correctable errors.
		0: No SERR generated on receipt of correctable error.
		1: Indicates that an SERR should be generated if a correctable error is reported by any of the devices in the hierarchy associated with this Root Port, or by the Root Port itself.

### 5.1.45 RSTS—Root Status (D1:F0)

PCI Device:	
Address Offset:	
Default Value:	
Access:	
Size:	

1 COh 000000000h RO, R/W/C 32 bits

Provides information about PCI Express Root Complex specific parameters.

Bit	Access & Default	Description
31:18		Reserved
17	RO O b	<b>PME Pending</b> Indicates that another PME is pending when the PME Status bit is set. When the PME Status bit is cleared by software; the PME is delivered by hardware by setting the PME Status bit again and updating the Requestor ID appropriately. The PME pending bit is cleared by hardware if no more PMEs are pending.
16	R/W/C 0 b	<b>PME Status</b> Indicates that the requestor ID indicated in the PME Requestor ID field asserted PME. Subsequent PMEs are kept pending until the status register is cleared by writing a 1 to this field.
15:0	RO 0000 h	PME Requestor ID Indicates the PCI requestor ID of the last PME requestor.



### PCI\_EXPRESS\_LC—PCI Express link Legacy Control 5.1.46

Default Value: O Access: R	Ch 0000000h O, R/W 2 bits
-------------------------------	------------------------------------

Controls functionality that is needed by Legacy (non-PCI Express aware) Operating Systems during run time.

Bit	Access & Default	Description
31:3		Reserved
2	R/W 0 b	<ul> <li>PME GPE Enable (PMEGPE)</li> <li>O: Do not generate GPE PME message when PME is received.</li> <li>1: Generate a GPE PME message when PME is received (Assert_PMEGPE and Deassert_PMEGPE messages on DMI). This enables the MCH to support PMEs on the PCI Express link port under legacy OSs.</li> </ul>
1	R/W 0 b	<ul> <li>Hot-Plug GPE Enable (HPGPE)</li> <li>O: Do not generate GPE Hot-Plug message when Hot-Plug event is received.</li> <li>1: Generate a GPE Hot-Plug message when Hot-Plug Event is received (Assert_HPGPE and Deassert_HPGPE messages on DMI). This enables the MCH to support Hot-Plug on the PCI Express link port under legacy OSs.</li> </ul>
0	R/W O b	<ul> <li>General Message GPE Enable (GENGPE)</li> <li>O: Do not forward received GPE assert/deassert messages.</li> <li>1: Forward received GPE assert/deassert messages. These general GPE message can be received via the PCI Express link port from an external Intel device (i.e. Intel® 6702PXH 64-bit PCI Hub) and will be subsequently forwarded to the ICH7 (via Assert_GPE and Deassert_GPE messages on DMI). For example, an Intel® 6702PXH 64-bit PCI Hub might send this message if a PCI Express device is hot plugged into an Intel® 6702PXH 64-bit PCI Hub port.</li> </ul>

### VCECH—Virtual Channel Enhanced Capability Header 5.1.47 (D1:F0)

PCI Device: Address Offset: Default Value: Access: Size:

1 100h 14010002h RO 32 bits

Indicates PCI Express device Virtual Channel capabilities.

Note that extended capability structures for PCI Express devices are located in PCI Express extended configuration space and have different field definitions than standard PCI capability structures.

Bit	Access & Default	Description
31:20	RO 140 h	Pointer to Next Capability The Link Declaration Capability is the next in the PCI Express extended capabilities
		list.
19:16	RO 1 h	PCI Express Virtual Channel Capability Version Hardwired to 1 to indicate compliances with the 1.0a version of the PCI Express specification.
15:0	RO 0002 h	<b>Extended Capability ID</b> Value of 0002 h identifies this linked list item (capability structure) as being for PCI Express Virtual Channel registers.



### 5.1.48 PVCCAP1—Port VC Capability Register 1 (D1:F0)

1
104h
00000001h
RO, R/WO
32 bits

Describes the configuration of PCI Express Virtual Channels associated with this port.

Bit	Access & Default	Description
31:7		Reserved
6:4	RO 000 b	Low Priority Extended VC Count Indicates the number of (extended) Virtual Channels in addition to the default VC belonging to the low-priority VC (LPVC) group that has the lowest priority with respect to other VC resources in a strict-priority VC Arbitration.
3		The value of 0 in this field implies strict VC arbitration.
2:0	R/WO 001 b	Extended VC Count Indicates the number of (extended) Virtual Channels in addition to the default VC supported by the device. BIOS Requirement: Set this field to 000b for all configurations. VC1 is not a POR feature.

### 5.1.49 PVCCAP2—Port VC Capability Register 2 (D1:F0)

PCI Device:	1
Address Offset:	10
Default Value:	00
Access:	R
Size:	32

1 108h 00000001h RO 32 bits

Describes the configuration of PCI Express Virtual Channels associated with this port.

Bit	Access & Default	Description	
31:24	RO 00 h	VC Arbitration Table Offset Indicates the location of the VC Arbitration Table. This field contains the zero-based offset of the table in DQWORDS (16 bytes) from the base address of the Virtual Channel Capability Structure. A value of 0 indicates that the table is not present (due to fixed VC priority).	
23:8		Reserved	
7:0	RO 01 h	VC Arbitration Capability Indicates that the only possible VC arbitration scheme is hardware fixed (in the root complex). VC1 is the highest priority, VC0 is the lowest priority.	



### 5.1.50 PVCCTL—Port VC Control (D1:F0)

PCI Device: Address Offset: Default Value: Access: Size:	10Ch 0000h R/W 16 bits
--	---------------------------------

Bit	Access & Default	Description
15:4		Reserved
3:1	R/W 000 b	VC Arbitration Select This field will be programmed by software to the only possible value as indicated in the VC Arbitration Capability field. The value 001b when written to this field will indicate the VC arbitration scheme is hardware fixed (in the root complex). This field can not be modified when more than one VC in the LPVC group is enabled.
0		Reserved

### 5.1.51 VCORCAP—VCO Resource Capability (D1:F0)

PCI Device: Address Offset: Default Value: Access: Size:

1 110h 00000000h RO 32 bits

Bit	Access & Default	Description
31:16		Reserved
15	RO	Reject Snoop Transactions
	0 b	<ol> <li>Transactions with or without the No Snoop bit set within the TLP header are allowed on this VC.</li> </ol>
		<ol> <li>Any transaction without the No Snoop bit set within the TLP header will be rejected as an Unsupported Request.</li> </ol>
14:0		Reserved

### 5.1.52 VCORCTL—VCO Resource Control (D1:F0)

PCI Device:	1
Address Offset:	114h
Default Value:	800000FFh
Access:	RO, R/W
Size:	32 bits

Controls the resources associated with PCI Express Virtual Channel 0.

Bit	Access & Default	Description
31	RO 1 b	VCO Enable For VCO this is hardwired to 1 and read only as VCO can never be disabled.
30:27		Reserved
26:24	RO 000 b	VC0 ID Assigns a VC ID to the VC resource. For VC0 this is hardwired to 0 and read only.



Bit	Access & Default	Description
23:8		Reserved
7:1	R/W 7F h	<b>TC/VC0 Map</b> Indicates the TCs (Traffic Classes) that are mapped to the VC resource. Bit locations within this field correspond to TC values. For example, when bit 7 is set in this field, TC7 is mapped to this VC resource. When more than one bit in this field is set, it indicates that multiple TCs are mapped to the VC resource. In order to remove one or more TCs from the TC/VC Map of an enabled VC, software must ensure that no new or outstanding transactions with the TC labels are targeted at the given Link.
0	RO 1 b	TCO/VCO Map Traffic Class 0 is always routed to VCO.

### 5.1.53 VCORSTS—VCO Resource Status (D1:F0)

PCI Device:	1
Address Offset:	11Ah
Default Value:	0002h
Access:	RO
Size:	16 bits

Reports the Virtual Channel specific status.

Bit	Access & Default	Description
15:2		Reserved
1	RO 1 b	<ul> <li>VCO Negotiation Pending</li> <li>0: The VC negotiation is complete.</li> <li>1: The VC resource is still in the process of negotiation (initialization or disabling).</li> <li>This bit indicates the status of the process of Flow Control initialization. It is set by default on Reset, as well as whenever the corresponding Virtual Channel is Disabled or the Link is in the DL_Down state. It is cleared when the link successfully exits the FC_INIT2 state</li> <li>Before using a Virtual Channel, software must check whether the VC Negotiation Pending fields for that Virtual Channel are cleared in both Components on a Link.</li> </ul>
0		Reserved

### 5.1.54 VC1RCAP—VC1 Resource Capability (D1:F0)

PCI Device:	1
Address Offset:	11Ch
Default Value:	00008000h
Access:	RO
Size:	32 bits

Bit	Access & Default	Description
31:16		Reserved
15	RO 1 b	<ul> <li>Reject Snoop Transactions</li> <li>O: Transactions with or without the No Snoop bit set within the TLP header are allowed on this VC.</li> <li>1: Any transaction without the No Snoop bit set within the TLP header will be rejected as an Unsupported Request.</li> </ul>
14:0		Reserved



### 5.1.55 VC1RCTL—VC1 Resource Control (D1:F0)

PCI Device:	1
Address Offset:	120h
Default Value:	01000000h
Access:	RO, R/W
Size:	32 bits

Controls the resources associated with PCI Express Virtual Channel 1.

Bit	Access & Default	Description
31	R/W	VC1 Enable
	0 b	0: Virtual Channel is disabled.
		1: Virtual Channel is enabled. See exceptions in note below.
		Software must use the VC Negotiation Pending bit to check whether the VC negotiation is complete. When VC Negotiation Pending bit is cleared, a 1 read from this VC Enable bit indicates that the VC is enabled (Flow Control Initialization is completed for the PCI Express port); a 0 read from this bit indicates that the Virtual Channel is currently disabled.
		Notes
		To enable a Virtual Channel, the VC Enable bits for that Virtual Channel must be set in both Components on a Link.
		To disable a Virtual Channel, the VC Enable bits for that Virtual Channel must be cleared in both Components on a Link.
		Software must ensure that no traffic is using a Virtual Channel at the time it is disabled.
		Software must fully disable a Virtual Channel in both Components on a Link before re-enabling the Virtual Channel.
		BIOS Requirement: This field must not be set to 1b. VC1 is not a POR feature.
30:27		Reserved
26:24	R/W	VC1 ID
	001 b	Assigns a VC ID to the VC resource. Assigned value must be non-zero. This field cannot be modified when the VC is already enabled.
23:8		Reserved
7:1	R/W 00 h	<b>TC/VC1 Map</b> Indicate the TCs (Traffic Classes) that are mapped to the VC resource. Bit locations within this field correspond to TC values. For example, when bit 7 is set in this field, TC7 is mapped to this VC resource. When more than one bit in this field is set, it indicates that multiple TCs are mapped to the VC resource. In order to remove one or more TCs from the TC/VC Map of an enabled VC, software must ensure that no new or outstanding transactions with the TC labels are targeted at the given Link.
0	RO 0 b	TCO/VC1 Map Traffic Class 0 is always routed to VC0.



### 5.1.56 VC1RSTS—VC1 Resource Status (D1:F0)

PCI Device:	1
Address Offset:	126h
Default Value:	0002h
Access:	RO
Size:	16 bits

Reports the Virtual Channel specific status.

Bit	Access & Default	Description
15:2		Reserved
1	RO	VC1 Negotiation Pending
	1 b	0: The VC negotiation is complete.
		1: The VC resource is still in the process of negotiation (initialization or disabling).
		This bit indicates the status of the process of Flow Control initialization. It is set by default on Reset, as well as whenever the corresponding Virtual Channel is Disabled or the Link is in the DL_Down state. It is cleared when the link successfully exits the FC_INIT2 state
		Before using a Virtual Channel, software must check whether the VC Negotiation Pending fields for that Virtual Channel are cleared in both Components on a Link.
0		Reserved

### 5.1.57 RCLDECH—Root Complex Link Declaration Enhanced Capability Header (D1:F0)

PCI Device: Address Offset:	1 140h
Default Value:	00010005h
Access:	RO
Size:	32 bits

This capability declares links from this element (PCI Express link) to other elements of the root complex component to which it belongs. See the PCI Express specification for link/topology declaration requirements.

Bit	Access & Default	Description
31:20	RO	Pointer to Next Capability
	000 h	This is the last capability in the PCI Express extended capabilities list
19:16	RO	Link Declaration Capability Version
	1 h	Hardwired to 1 to indicate compliances with the 1.0a version of the PCI Express specification.
15:0	RO	Extended Capability ID
	0005 h	Value of 0005 h identifies this linked list item (capability structure) as being for PCI Express Link Declaration Capability.

*Note:* See corresponding Egress Port Link Declaration Capability registers for diagram of Link Declaration Topology.



### 5.1.58 ESD—Element Self Description (D1:F0)

Access: RO	4h 000100h02000200h ), R/WO bits
------------	---

Provides information about the root complex element containing this Link Declaration Capability.

Bit	Access & Default	Description
31:24	RO 02 h	<b>Port Number</b> Specifies the port number associated with this element with respect to the component that contains this element. The egress port of the component to provide arbitration to this Root Complex Element utilizes this port number value.
23:16	R/WO 00 h	<b>Component ID</b> Identifies the physical component that contains this Root Complex Element. Component IDs start at 1. This value is a mirror of the value in the Component ID field of all elements in this component. The value only needs to be written in one of the mirrored fields and it will be reflected everywhere that it is mirrored.
15:8	RO 01 h (Intel® 3000 chipset) 02 h (Intel® 3010 chipset)	Number of Link Entries Indicates the number of link entries following the Element Self Description. This field reports 01h on Intel® 3000 chipset, and 02h on Intel® 3010 chipset (to Egress port and to the other PCI Express port).
7:4		Reserved
3:0	RO 0 h	Element Type Indicates the type of the Root Complex Element. Value of 0 h represents a root port.

### 5.1.59 LE1D—Link Entry 1 Description (D1:F0)

PCI Device:	1
Address Offset:	150h
Default Value:	00000000h
Access:	RO, R/WO
Size:	32 bits

First part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description
31:24	RO	Target Port Number
	00 h	Specifies the port number associated with the element targeted by this link entry (Egress Port). The target port number is with respect to the component that contains this element as specified by the target component ID.
23:16	R/WO	Target Component ID
	00 h	Identifies the physical or logical component that is targeted by this link entry. A value of 0 is reserved; Component IDs start at 1.
		This value is a mirror of the value in the Component ID field of all elements in this component. The value only needs to be written in one of the mirrored fields and it will be reflected everywhere that it is mirrored.



Bit	Access & Default	Description
15:2		Reserved
1	RO 0 b	Link Type Indicates that the link points to memory-mapped space (for RCRB). The link address specifies the 64-bit base address of the target RCRB.
0	R/WO 0 b	Link Valid 0: Link Entry is not valid and will be ignored. 1: Link Entry specifies a valid link.

### 5.1.60 LE1A—Link Entry 1 Address (D1:F0)

PCI Device:	1
Address Offset:	158h
Default Value:	00000000000000000h
Access:	R/WO
Size:	64 bits

Second part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description
63:32		Reserved
31:12	R/WO 0 0000 h	Link Address Memory mapped base address of the RCRB that is the target element (Egress Port) for this link entry.
11:0		Reserved

### 5.1.61 LE2D—Link Entry 2 Description (D1:F0)

PCI Device:	1
Address Offset:	160h
Default Value:	0000002h
Access:	RO, R/WO
Size:	32 bits

First part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description	
31:24	RO	Target Port Number	
	00 h	Specifies the port number associated with the element targeted by this link entry (PCIE1). The target port number is with respect to the component that contains this element as specified by the target component ID.	
23:16	R/WO	Target Component ID	
	00 h	Identifies the physical or logical component that is targeted by this link entry. A value of 0 is reserved; Component IDs start at 1.	
		This value is a mirror of the value in the Component ID field of all elements in this component. The value only needs to be written in one of the mirrored fields and it will be reflected everywhere that it is mirrored.	



Bit	Access & Default	Description
15:2		Reserved
1	RO 1 b	Link Type Indicates that the link points to configuration space of an integrated device. The link address specifies the configuration address (segment, bus, device, function) of the target root port.
0	R/WO 0 b	Link Valid 0: Link Entry is not valid and will be ignored. 1: Link Entry specifies a valid link.

### 5.1.62 LE2A—Link Entry 2 Address (D1:F0)

PCI Device:	1
Address Offset:	168h
Default Value:	000000000018000h
Access:	R/O
Size:	64 bits

Second part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description
63:20		Reserved
19:15	RO 0 0011 b	Device Number Target for this link is PCIE1 (Device 3)
14:0		Reserved

### 5.1.63 UESTS—Uncorrectable Error Status (D1:F0)

B/D/F/Type:	
Address Öffset:	
Default Value:	
Access:	
Size:	

0/1/0/MMR 1C4-1C7h
00000000h
RO; R/WC/S
32 bits

Reports error status of individual error sources on a PCI Express device. An individual error status bit that is set indicates that a particular error occurred. Software may clear an error status by writing a 1 to the respective bit.

Bit	Access & Default	Description
31:21		Reserved
20	R/WC/S 0 b	Unsupported Request Error Status
19		Reserved
18	R/WC/S 0 b	Malformed TLP Status
17	R/WC/S 0 b	Receiver Overflow Status
16	R/WC/S 0 b	Unexpected Completion Status
15		Reserved



Bit	Access & Default	Description
14	R/WC/S 0 b	Completion Timeout Status
13:5		Reserved
4	R/WC/S 0 b	Data Link Protocol Error Status (DLPES): The Data Link Layer Protocol Error that causes this bit to be set will also cause the Fatal Error Detected bit in Device Status[2] to be set if not already set.
3:0		Reserved

### 5.1.64 UEMSK—Uncorrectable Error Mask (D1:F0)

Address Offset:1Default Value:0Access:F	0/1/0/MMR C8-1CBh 00000000h RO; R/W/S 2 bits
---	--

Controls reporting of individual errors by the device (or logic associated with this port) to the PCI Express Root Complex. As these errors are not originating on the other side of a PCI Express link, no PCI Express error message is sent, but the unmasked error is reported directly to the root control logic. A masked error (respective bit set to 1 in the mask register) has no action taken. There is a mask bit per error bit of the Uncorrectable Error Status register.

Bit	Access & Default	Description
31:21		Reserved
20	R/W/S 0 b	Unsupported Request Error Mask 0 = Not Masked 1 = Masked
19:0		Reserved
18	R/W/S 0 b	Malformed TLP Mask 0 = Not Masked 1 = Masked
17	R/W/S 0 b	Receiver Overflow Mask 0 = Not Masked 1 = Masked
16	R/W/S 0 b	Unexpected Completion Mask 0 = Not Masked 1 = Masked
15		Reserved
14	R/W/S 0 b	Completion Timeout Mask 0 = Not Masked 1 = Masked
13:5		Reserved
4	R/W/S 0 b	Data Link Protocol Error Mask 0 = Not Masked 1 = Masked
3:0		Reserved



### 5.1.65 CESTS—Correctable Error Status (D1:F0)

B/D/F/Type: Address Offset: Default Value: Access: Size:

0/1/0/MMR 1D0-1D3h 00000000h RO; R/WC/S 32 bits

Reports error status of individual error sources on a PCI Express device. An individual error status bit that is set indicates that a particular error occurred. Software may clear an error status by writing a 1 to the respective bit.

Bit	Access & Default	Description
31:13		Reserved
12	R/WC/S 0 b	Replay Timer Timeout Status 0 = Error did Not occur 1 = Error occurred
11:9		Reserved
8	R/WC/S 0 b	Replay Number Rollover Status 0 = Error did Not occur 1 = Error occurred
7	R/WC/S 0 b	Bad DLLP Status 0 = Error did Not occur 1 = Error occurred
6	R/WC/S 0 b	Bad TLP Status 0 = Error did Not occur 1 = Error occurred
5:1		Reserved
0	R/WC/S 0 b	Receiver Error Status (RES): Receiver Errors will be indicated due to all of the following: 8b/10b Decode Errors, Framing Errors, Lane Deskew Errors, and Elasticity Buffer Overflow/Underflow. 0 = Error did Not occur 1 = Error occurred



### 5.1.66 CEMSK—Correctable Error Mask (D1:F0)

B/D/F/Type:	C
Address Offset:	1
Default Value:	C
Access:	F
Size:	3

0/1/0/MMR 1D4-1D7h 00000000h RO; R/W/S 32 bits

Controls reporting of individual correctable errors by the device (or logic associated with this port) to the PCI Express Root Complex. As these errors are not originating on the other side of a PCI Express link, no PCI Express error message is sent, but the unmasked error is reported directly to the root control logic. A masked error (respective bit set to 1 in the mask register) has no action taken. There is a mask bit per error bit of the Correctable Error Status register.

Bit	Access & Default	Description		
31:13		Reserved		
12	R/WC/S 0 b	<b>play Timer Timeout Mask</b> = <b>Not</b> Masked = Masked		
11:9		Reserved		
8	R/WC/S 0 b	Replay Number Rollover Mask 0 = Not Masked 1 = Masked		
7	R/WC/S 0 b	ad DLLP Mask = Not Masked = Masked		
6	R/WC/S 0 b	Bad TLP Mask D = Not Masked 1 = Masked		
5:1		Reserved		
0	R/WC/S 0 b	Receiver Error Mask 0 = Not Masked 1 = Masked		



## 5.1.67 PEGSSTS—PCI Express link Sequence Status (D1:F0)

PCI Device:	1
Address Offset:	218h
Default Value:	00000000000000FFFh
Access:	RO
Size:	64 bits

PCI Express status reporting that is required by the PCI Express specification.

Bit	Access & Default	Description
63:60		Reserved
59:48	RO 000 h	Next Transmit Sequence Number Value of the NXT_TRANS_SEQ counter. This counter represents the transmit Sequence number to be applied to the next TLP to be transmitted onto the Link for the first time.
47:44		Reserved
43:32	RO 000 h	Next Packet Sequence Number Packet sequence number to be applied to the next TLP to be transmitted or re- transmitted onto the Link.
31:28		Reserved
27:16	RO 000 h	Next Receive Sequence Number This is the sequence number associated with the TLP that is expected to be received next.
15:12		Reserved
11:0	RO FFF h	Last Acknowledged Sequence Number This is the sequence number associated with the last acknowledged TLP.

§



## 6 Host-PCI Express Bridge Registers (D3:F0) (Intel® 3010 Chipset only)

This chapter is for the Intel® 3010 chipset only.

Device 3 contains the controls associated with the PCI Express root port. In addition, it also functions as the virtual PCI-to-PCI bridge. Table 6-1 provides an address map of the D3: FO registers listed by address offset in ascending order. Section 6.1 provides a detailed bit description of the registers.

*Warning:* When reading the PCI Express "conceptual" registers such as this, you may not get a valid value unless the register value is stable.

The *PCI Express Specification* defines two types of reserved bits: Reserved and Preserved:

- 1. Reserved for future RW implementations; software must preserve value read for writes to bits.
- 2. Reserved and Zero: Reserved for future R/WC/S implementations; software must use 0 for writes to bits.

Unless explicitly documented as Reserved and Zero, all bits marked as reserved are part of the Reserved and Preserved type, which have historically been the typical definition for Reserved.

It is important to note that most (if not all) control bits in this device cannot be modified unless the link is down. Software is required to first Disable the link, then program the registers, and then re-enable the link (which will cause a full-retrain with the new settings).

### Table 6-1. Host-PCI Express Bridge Register Address Map (D3:F0) (Sheet 1 of 3)

Address Offset	Register Symbol	Register Name	Default Value	Access
00-01h	VID3	Vendor Identification	8086h	RO
02-03h	DID3	Device Identification	277Ah	RO
04-05h	PCICMD3	PCI Command	0000h	RO, R/W
06-07h	PCISTS3	PCI Status	0010h	RO, R/WC
08h	RID3	Revision Identification	C0h	RO
09-0Bh	CC3	Class Code	060400h	RO
0Ch	CL3	Cache Line Size	00h	R/W
0Dh	_	Reserved	—	—
0Eh	HDR3	Header Type	01h	RO
0F-17h	—	Reserved	—	—
18h	PBUSN3	Primary Bus Number	00h	RO
19h	SBUSN3	Secondary Bus Number	00h	RO
1Ah	SUBUSN3	Subordinate Bus Number	00h	R/W



Table 6-1.	Host-PCI	<b>Express</b>	Bridge	Register	Address N	/lap (D3:F	<sup>-</sup> 0) (Shee	et 2 of 3)
------------	----------	----------------	--------	----------	-----------	------------	-----------------------	------------

Address Offset	Register Symbol	Register Name	Default Value	Access
1Bh	_	Reserved	_	_
1Ch	IOBASE3	I/O Base Address	F0h	RO
1Dh	IOLIMIT3	I/O Limit Address	00h	R/W
1Eh-1Fh	SSTS3	Secondary Status	00h	RO, R/W/C
20-21h	MBASE3	Memory Base Address	FFF0h	R/W
22-23h	MLIMIT3	Memory Limit Address	0000h	R/W
24-25h	PMBASE3	Prefetchable Memory Base Address	FFF1h	RO, R/W
26-27h	PMLIMIT3	Prefetchable Memory Limit Address	0001h	RO, R/W
28-2Bh	PMBASEU3	Prefetchable Memory Base Address	000000Fh	R/W
2C-2Fh	PMLIMITU3	Prefetchable Memory Limit Address	00000000h	R/W
30-33h	_	Reserved	_	_
34h	CAPPTR3	Capabilities Pointer	88h	RO
35-3Bh	—	Reserved	_	_
3Ch	INTRLINE3	Interrupt Line	00h	R/W
3Dh	INTRPIN3	Interrupt Pin	01h	RO
3E-3Fh	BCTRL3	Bridge Control	0000h	RO, R/W
40-7Fh	—	Reserved	_	_
80-83h	PM_CAP3	Power Management Capabilities	C8029001h	RO
84-87h	PM_CS3	Power Management Control/ Status	00000000h	RO, R/W, R/W/S
88-8Bh	SS_CAPID3	Subsystem ID and Vendor ID Capabilities	0000800Dh	RO
8C-8Fh	SS3	Subsystem ID and Subsystem Vendor ID	00008086h	RO
90-91h	MSI_CAPID3	Message Signaled Interrupts Capability ID	A005h	RO
92-93h	MC3	Message Control	0000h	RO, R/W
94-97h	MA3	Message Address	0000000h	RO, R/W
98-99h	MD3	Message Data	0000h	R/W
9A-9Fh	—	Reserved	_	—
A0-A1h	PCI_EXPRESS_CAPL3	PCI Express Capability List	0010h	RO
A2-A3h	PCI_EXPRESS_CAP3	PCI Express Capabilities	0141h	RO, R/WO
A4-A7h	DCAP3	Device Capabilities	00000000h	RO
A8-A9h	DCTL3	Device Control	0000h	R/W
AA-ABh	DSTS3	Device Status	0000h	RO
AC-AFh	LCAP3	Link Capabilities	02012D01h	R/WO
B0-B1h	LCTL3	Link Control	0000h	RO, R/W
B2-B3h	LSTS3	Link Status	1001h	RO
B4-B7h	SLOTCAP3	Slot Capabilities	00000000h	R/WO
B8-B9h	SLOTCTL3	Slot Control	01C0h	RO, R/W
BA-BBh	SLOTSTS3	Slot Status	0000h	RO, R/W/C



### Table 6-1. Host-PCI Express Bridge Register Address Map (D3:F0) (Sheet 3 of 3)

Address Offset	Register Symbol	Register Name	Default Value	Access
BC-BDh	RCTL3	Root Control	0000h	R/W
BE-BFh	_	Reserved	—	—
CO-C3h	RSTS3	Root Status	0000000h	RO, R/W/C
C4-FFh	_	Reserved	—	—
EC–EFh	PCI_EXPRESS_LC3	PCI Express Legacy Control	0000000h	RO, R/W
100-103h	VCECH3	Virtual Channel Enhanced Capability Header	14010002h	RO
104-107h	PVCCAP31	Port VC Capability Register 1	0000001h	RO, R/WO
108-10Bh	PVCCAP32	Port VC Capability Register 2	0000001h	RO
10C-10Dh	PVCCTL3	Port VC Control	0000h	R/W
10E-10Fh	—	Reserved	-	—
110-113h	VCORCAP3	VC0 Resource Capability	0000000h	RO
114-117h	VCORCTL3	VC0 Resource Control	800000FFh	RO, R/W
118-119h	—	Reserved	-	—
11A-11Bh	VCORSTS3	VC0 Resource Status	0002h	RO
11C-11Fh	VC1RCAP3	VC1 Resource Capability	00008000h	RO
120-123h	VC1RCTL3	VC1 Resource Control	0100000h	RO, R/W
124-125h	—	Reserved	_	—
126-127h	VC1RSTS3	VC1 Resource Status	0002h	RO
128-13Fh	—	Reserved	-	—
140-143h	RCLDECH3	Root Complex Link Declaration Enhanced Capability Header	00010005h	RO
144-147h	ESD3	Element Self Description	See Section 6.1.4	RO, R/WO
148-14Fh	_	Reserved	—	_
150-153h	LE1D3	Link Entry 1 Description	0000000h	RO, R/WO
154-157h	_	Reserved	—	_
158-15Fh	LE1A3	Link Entry 1 Address	000000000000000000	R/WO
160-163h	LE2D3	Link Entry 2 Description	0000000h	RO, R/WO
164h-167h	_	Reserved	—	_
168h-16Fh	LE2A3	Link Entry 2 Address	000000000010000	R/O
1C4–1C7h	UESTS3	Uncorrectable Error Status	0000000h	RO, R/WC/S
1C8–1CBh	UEMSK3	Uncorrectable Error Mask	0000000h	RO, R/W/S
1CC–1CFh	_	Reserved	—	—
1D0–1D3h	CESTS3	Correctable Error Status	0000000h	RO, R/WC/S
1D8–217h	_	Reserved	—	—
218–21Fh	PEGSSTS3	PCI Express Sequence Status	000000000000FFFh	RO
220–FFFh	_	Reserved	-	—



## 6.1 Configuration Register Details (D3:F0)

The (D3:F0) registers and the (D1:F0) registers are all identical, with the exception of enumerated registers below. Please refer to Section 5 for details on the registers not listed here.

### 6.1.1 DID3—Device Identification (D3:F0)

PCI Device:	3
Address Offset:	02h
Default Value:	277Ah
Access:	RO
Size:	16 bits

This register combined with the Vendor Identification register uniquely identifies any PCI device.

Bit	Access & Default	Description
15:0	RO 277Ah	Device Identification Number (DID3) Identifier assigned to the MCH Device 3 (virtual PCI-to-PCI bridge, PCI Express port).

### 6.1.2 LCAP3—Link Capabilities (D3:F0)

PCI Device:
Address Offset:
Default Value:
Access:
Size:

ACh 02012081h R/WO 16 bits

Indicates PCI Express device specific capabilities.

3

Bit	Access & Default	Description	
31:24	RO 02 h	<b>Port Number</b> Indicates the PCI Express port number for the given PCI Express link. Matches the value in Element Self Description [31:24].	
23:18		Reserved	
17:15	R/WO 010 b	<b>L1 Exit Latency</b> Indicates the length of time this Port requires to complete the transition from L1 to L0. The value 010 b indicates the range of 2 µs to less than 4 µs. If this field is required to be any value other than the default, BIOS must initialize it accordingly. Both bytes of this register that contain a portion of this field must be written simultaneously in order to prevent an intermediate (and undesired) value from ever existing.	
14:12	R/WO 010 b	LOS Exit Latency Indicates the length of time this Port requires to complete the transition from LOs to LO. The value 010 b indicates the range of 128 ns to less than 256 ns. If this field is required to be any value other than the default, BIOS must initialize it accordingly.	
11:10	RO 11 b	Active State Link PM Support LOs & L1 entry supported.	
9:4	RO 08 h	Max Link Width Hardwired to indicate x8. When Force x1 mode is enabled on this PCI Express x8 link device, this field reflects x1 (01h).	
3:0	RO 1 h	Max Link Speed Hardwired to indicate 2.5 Gb/s.	



### 6.1.3 LSTS3—Link Status (D3:F0)

PCI Device: Address Offset: Default Value:	3 B2h 1001h RO
Access:	RO
Size:	16 bits

Indicates PCI Express link status.

Bit	Access & Default	Description	
15:13		Reserved	
12	RO 1 b	<ul> <li>Slot Clock Configuration</li> <li>O: The device uses an independent clock irrespective of the presence of a reference on the connector.</li> <li>1: The device uses the same physical reference clock that the platform provides on</li> </ul>	
11	RO 0 b	the connector. Link Training Indicates that Link training is in progress. Hardware clears this bit once Link training is complete.	
10	RO 0 b	Training Error This bit is set by hardware upon detection of unsuccessful training of the Link to the L0 Link state.	
9:4	RO 00 h	Negotiated Width Indicates negotiated link width 00h:Reserved 01h:x1 04h:x4 08h:x8 10h:Reserved All other encodings are reserved.	
3:0	RO 1 h	Negotiated Speed Indicates negotiated link speed. 1h: 2.5 Gb/s All other encodings are reserved.	



### ESD3—Element Self Description (D3:F0) 6.1.4

PCI Device:	3
Address Offset:	144h
Default Value:	03000200h
Access:	RO, R/WO
Size:	32 bits

Provides information about the root complex element containing this Link Declaration Capability.

Bit	Access & Default	Description	
31:24	RO	Port Number	
	02 h	Specifies the port number associated with this element with respect to the component that contains this element. The egress port of the component to provide arbitration to this Root Complex Element utilizes this port number value.	
23:16	R/WO	Component ID	
	00 h	Identifies the physical component that contains this Root Complex Element. Component IDs start at 1.	
		This value is a mirror of the value in the Component ID field of all elements in this component. The value only needs to be written in one of the mirrored fields and it will be reflected everywhere that it is mirrored.	
15:8	RO	Number of Link Entries	
	02 h	Indicates the number of link entries following the Element Self Description. This field reports 2 (to Egress port and peer PCI Express port).	
7:4		Reserved	
3:0	RO	Element Type	
	0 h	Indicates the type of the Root Complex Element.	
		Value of 0 h represents a root port.	

#### LE2A3—Link Entry 2 Address (D3:F0) 6.1.5

PCI Device:	3
Address Offset:	168h
Default Value:	0000000000010000h
Access:	R/O
Size:	64 bits

Second part of a Link Entry, which declares an internal link to another Root Complex Element.

Bit	Access & Default	Description
63:20		Reserved
19:15	RO 0 0001 b	Device Number Target for this link is PCIEO (Device 1)
14:0		Reserved

§



## 7 Direct Media Interface (DMI) RCRB

This Root Complex Register Block (RCRB) controls the MCH-to-ICH7 serial interconnect. The base address of this space is programmed in DMIBAR in device #0 config space. Table 7-1 provides an address map of the DMI registers listed in by address offset in ascending order. Section 7.1 provides a detailed bit description of the registers.

**IMPORTANT:** All RCRB register spaces needs to remain organized as they are here.

Table 7-1. DMI Register Address Map

Address Offset	Symbol	Register Name	PCI Dev #	Access
000–003h	DMIVCECH	DMI Virtual Channel Enhanced Capability Header	DMIBAR	RO
004–007h	DMIPVCCAP1	DMI Port VC Capability Register 1	DMIBAR	RO
008–00Bh	DMIPVCCAP2	DMI Port VC Capability Register 2	DMIBAR	RO
00C-00Dh	DMIPVCCTL	DMI Port VC Control	DMIBAR	RO
00E-00Fh	—	Reserved	—	—
010–013h	DMIVCORCAP	DMI VC0 Resource Capability	DMIBAR	RO
014–017h	DMIVCORCTL	DMI VC0 Resource Control	DMIBAR	RO, R/W
018–019h	—	Reserved	—	—
01A–01B h	DMIVCORSTS	DMI VC0 Resource Status	DMIBAR	RO
01C–01F h	DMIVC1RCAP	DMI VC1 Resource Capability	DMIBAR	RO
020–023h	DMIVC1RCTL	DMI VC1 Resource Control	DMIBAR	RO, R/W
024–025h	—	Reserved	_	—
026–027h	DMIVC1RSTS	DMI VC1 Resource Status	DMIBAR	RO
028–083h	-	Reserved	-	—
084–087h	DMILCAP	DMI Link Capabilities	DMIBAR	RO, R/WO
088–089h	DMILCTL	DMI Link Control	DMIBAR	R/W
08A–08Bh	DMILSTS	DMI Link Status	DMIBAR	RO
08C– 1C7h	_	Reserved	_	—
1C8–1CBh	DMIUEMSK	DMI Uncorrectable Error Mask	DMIBAR	RO, R/W/S
1CC– FFFh	_	Reserved	-	—



### 7.1 DMI RCRB Configuration Register Details

### 7.1.1 DMIVCECH—DMI Virtual Channel Enhanced Capability Header

MMIO Range:DMIBARAddress Offset:000hDefault Value:14010002hAccess:ROSize:32 bits

Indicates DMI Virtual Channel capabilities.

Bit	Access & Default	Description	
31:20	RO 140 h	Pointer to Next Capability Indicates the next item in the list.	
19:16	RO 1 h	Capability Version Indicates support as a version 1 capability structure.	
15:0	RO 0002 h	Capability ID Indicates this is the Virtual Channel capability item.	

### 7.1.2 DMI PVCCAP1—DMI Port VC Capability Register 1

MMIO Range: Address Offset: Default Value: Access: Size: DMIBAR 004h 00000001h RO 32 bits

Describes the configuration of Virtual Channels associated with this port.

Bit	Access & Default	Description	
31:12		Reserved	
11:10	RO 00b	Port Arbitration Table Entry Size (PATS) Indicates the size of the port arbitration table is 4 bits (to allow up to 8 ports).	
9:8	RO 00b	Reference Clock (RC) Fixed at 10 ns.	
7		Reserved	
6:4	RO 000 b	<b>Low Priority Extended VC Count (LPEVC)</b> — Indicates that there are no additional VCs of low priority with extended capabilities.	
3		Reserved	
2:0	R/WO 001 b	<b>Extended VC Count</b> Indicates that there is one additional VC (VC1) that exists with extended capabilities.	



### 7.1.3 DMIPVCCAP2—DMI Port VC Capability Register 2

MMIO Range:	DMIBAR
Address Offset:	008h
Default Value:	00000001h
Access:	RO
Size:	32 bits

Describes the configuration of Virtual Channels associated with this port.

Bit	Access & Default	Description	
31:24	RO 00 h	VC Arbitration Table Offset (ATO) Indicates that no table is present for VC arbitration since it is fixed.	
23:8		Reserved	
7:0	RO 01 h	VC Arbitration Capability Indicates that the VC arbitration is fixed in the root complex. VC1 is highest priority and VC0 is lowest priority.	

### 7.1.4 DMI PVCCTL—DMI Port VC Control

MMIO Range:	
Address Offset:	
Default Value:	
Access:	
Size:	

DMIBAR	
00Ch	
0000h	
RO	
16 bits	

Bit	Access & Default	Description
15:4		Reserved
3:1	R/W 000 b	VC Arbitration Select Indicates which VC should be programmed in the VC arbitration table. The root complex takes no action on the setting of this field since there is no arbitration table.
0		Reserved

## 7.1.5 DMIVCORCAP—DMI VCO Resource Capability

MMIO Range: Address Offset:	DMIBAR 010h
Default Value:	0000001h
Access:	RO
Size:	32 bits

Bit	Access & Default	Description
31:23		Reserved
22:16	RO 00 h	Maximum Time Slots (MTS) This VC implements fixed arbitration, and therefore this field is not used.
15	RO 0 b	<b>Reject Snoop Transactions (RTS)</b> This VC must be able to take snoopable transactions.
14:8		Reserved
7:0	RO 01 h	Port Arbitration Capability (PAC) Indicates that this VC uses fixed port arbitration.



### 7.1.6 DMI VCORCTLO—DMI VCO Resource Control

Address Offset: ( Default Value: Access:	DMIBAR 014h 800000FEh RO, R/W 32 bits
--	---

Controls the resources associated with PCI Express Virtual Channel 0.

Bit	Access & Default	Description
31	RO 1 b	Virtual Channel Enable (EN) Enables the VC when set. Disables the VC when cleared.
30:27		Reserved
26:24	RO 000 b	Virtual Channel Identifier (ID) Indicates the ID to use for this virtual channel.
23:20		Reserved
19:17	R/W O h	<b>Port Arbitration Select (PAS)</b> Indicates which port table is being programmed. The root complex takes no action on this setting since the arbitration is fixed and there is no arbitration table.
16:8		Reserved
7:1	R/W 7F h	<b>Transaction Class / Virtual Channel Map (TVM)</b> — RW. Indicates which transaction classes are mapped to this virtual channel. When a bit is set, this transaction class is mapped to the virtual channel.
0		Reserved

### 7.1.7 DMI VCORSTS—DMI VCO Resource Status

MMIO Range:	DMIBAR
Address Offset:	01Ah
Default Value:	0002h
Access:	RO
Size:	16 bits

Reports the Virtual Channel specific status.

Bit	Access & Default	Description
15:2		Reserved
1	RO 1 b	VC Negotiation Pending (NP) When set, indicates the virtual channel is still being negotiated with ingress ports.
0		Reserved



### 7.1.8 DMIVC1RCAP—DMI VC1 Resource Capability

	MMIO Range: Address Offset: Default Value: Access: Size:	DMIBAR 01Ch 00008001h RO 32 bits
--	--	--

Bit	Access & Default	Description
31:16		Reserved
15	RO 1 b	<b>Reject Snoop Transactions (RTS)</b> All snoopable transactions on VC1 are rejected. This VC is for isochronous transfers only.
14:8		Reserved
7:0	RO 01 h	<b>Port Arbitration Capability (PAC)</b> Indicates the port arbitration capability is time-based WRR of 128 phases.

### 7.1.9 DMIVC1RCTL1—DMI VC1 Resource Control

MMIO Range:	
Address Offset:	
Default Value:	
Access:	
Size:	

DMIBAR 020h 01000000h RO, R/W 32 bits

Controls the resources associated with Virtual Channel 1.

Bit	Access & Default	Description	
31	R/W	Virtual Channel Enable (EN)	
	0 b	R/W. Enables the VC when set. Disables the VC when cleared.	
30:27	RO	Reserved	
	0 h		
26:24	R/W	Virtual Channel Identifier (ID)	
	001 b	Indicates the ID to use for this virtual channel.	
23:20		Reserved	
19:17	R/W	Port Arbitration Select (PAS)	
	0 h	Indicates which port table is being programmed. The only permissible value of this field is 4h for the time-based WRR entries.	
16:8		Reserved	
7:1	R/W	Transaction Class / Virtual Channel Map (TVM)	
	00 h	Indicates which transaction classes are mapped to this virtual channel. When a bit is set, this transaction class is mapped to the virtual channel.	
0		Reserved	



### 7.1.10 DMIVC1RSTS—DMI VC1 Resource Status

MMIO Range:	DMIBAR
Address Offset:	026h
Default Value:	0000h
Access:	RO
Size:	16 bits
Size:	16 bits

Reports the Virtual Channel specific status.

Bit	Access & Default	Description
15:2		Reserved
1	RO 0 b	VC Negotiation Pending (NP) When set, indicates the virtual channel is still being negotiated with ingress ports.
0		Reserved

### 7.1.11 DMILCAP—DMI Link Capabilities

MMIO Range: Address Offset: Default Value: Access: Size:

DMIBAR 084h 00012C41h RO, R/WO 32 bits

Indicates DMI specific capabilities.

Bit	Access & Default	Description
31:18		Reserved
17:15	R/WO 010 b	L1 Exit Latency (EL1) L1 not supported on DMI.
14:12	R/WO 010 b	LOs Exit Latency (ELO) This field indicates that exit latency is 128 ns to less than 256 ns.
11:10	RO 11 b	Active State Link PM Support (APMS) Indicates that LOs is supported on DMI.
9:4	RO 4 h	Maximum Link Width (MLW) Indicates the maximum link width is 4 ports.
3:0	RO 1 h	Maximum Link Speed (MLS) Indicates the link speed is 2.5 Gb/s.



### 7.1.12 DMILCTL—DMI Link Control

MMIO Range:	DMIBAR
Address Offset:	088h
Default Value:	0000h
Access:	R/W
Sizo:	16 bits
Size:	16 bits

Allows control of DMI.

Bit	Access & Default	Description
15:8		Reserved
7	R/W 0 h	Extended Synch (ES) When set, forces extended transmission of FTS ordered sets when exiting LOs prior to entering LO and extra TS1 sequences at exit from L1 prior to entering LO.
6:2		Reserved
1:0	R/W OO b	Active State Link PM Control (APMC) Indicates whether DMI should enter LOs. 00 = Disabled 01 = LOs entry enabled 10 = Reserved 11 = Reserved

### 7.1.13 DMILSTS—DMI Link Status

MMIO Range:	DMIBAR
Address Offset:	08Ah
Default Value:	0001h
Access:	RO
Size:	16 bits

This register indicates DMI status.

Bit	Access & Default	Description
15:10		Reserved
9:4	RO 00 h	Negotiated Link Width (NLW) Negotiated link width is x4 (000100b).
3:0	RO 1 h	Link Speed (LS) Link is 2.5 Gb/s.



### 7.1.14 DMI UEMSK—DMI Uncorrectable Error Mask

B/D/F/Type: Address Offset: Default Value: Access: Size:

0/0/0/DMIBAR 1C8-1CBh 00000000h RO; R/W/S; 32 bits

This register controls reporting of individual uncorrectable errors over DMI. A masked error (respective bit set to 1 in the mask register) has no action taken. There is a mask bit per error bit of the DMIUESTS Register.

Bit	Access & Default	Description
31:21		Reserved
20	R/W/S 0 b	Unsupported Request Error Mask 0: Not Masked 1: Masked
19:0		Reserved

§



# 8 System Address Map

The MCH supports 64 GB of addressable memory space and 64 KB+3 bytes of addressable I/O space. A programmable memory address space under the 1 MB region is divided into regions which can be individually controlled with programmable attributes such as Disable, Read/Write, Write Only, or Read Only. This section focuses on how the memory space is partitioned and what the separate memory regions are used for. I/O address space has simpler mapping and is explained near the end of this section.

Addressing of memory ranges larger than 4 GB is supported. The HREQ[4:3] FSB pins are decoded to determine whether the access is above or below 4 GB.

The MCH does support PCI Express link port upper prefetchable base/limit registers. This allows the PCI Express link to claim I/O accesses above 32 bit. Addressing of greater than 4 GB is allowed on both the DMI Interface and PCI Express interface. The MCH supports a maximum of 8 GB of DRAM, no DRAM memory will be accessible above 12 GB. DRAM capacity is limited by the number of address pins available. There is no hardware lock to prevent the situation where more memory than is addressable is inserted.

In the following sections, it is assumed that all of the compatibility memory ranges reside on the DMI. The exception to this rule is VGA ranges, which may be mapped to PCI Express, DMI. In the absence of more specific references, cycle descriptions referencing PCI should be interpreted as the DMI/PCI, while cycle descriptions referencing PCI Express are related to the PCI Express bus. The TOLUD register is set to the appropriate value by BIOS. The remapbase/remaplimit registers remap logical accesses bound for addresses above 4 G onto physical addresses that fall within DRAM.

The Address Map includes a number of programmable ranges:

- 1. Device 0:
  - A. EPBAR Egress port registers. Necessary for setting up VC1 as an isochronous channel using time based weighted round robin arbitration. (4 KB window)
  - B. MCHBAR Memory mapped range for internal MCH registers. For example, memory buffer register controls. (16 KB window)
  - C. PCIEXBAR Flat memory-mapped address space to access device configuration registers. This mechanism can be used to access PCI configuration space (0-FFh) and Extended configuration space (100h-FFFh) for PCI Express devices. This enhanced configuration access mechanism is defined in the PCI Express specification. (64 MB, 128 MB, or 256 MB window)
  - D. DMIBAR This window is used to access registers associated with the MCH/ ICH7 (DMI) register memory range. (4 KB window)
  - E. IFPBAR Any write to this window will trigger a flush of the MCH's Global Write Buffer to let software guarantee coherency between writes from an isochronous agent and writes from the CPU (4 KB window).



Device 1, Function 0:

- A. MBASE1/MLIMIT1 Primary PCI Express port non-prefetchable memory access window.
- B. PMBASE1/PMLIMIT1 Primary PCI Express port prefetchable memory access window.
- C. IOBASE1/IOLIMIT1 Primary PCI Express port I/O access window.

Device 3, Function 0:

- A. MBASE3/MLIMIT3 Secondary PCI Express port non-prefetchable memory access window.
- B. PMBASE3/PMLIMIT3 Secondary PCI Express port prefetchable memory access window.
- C. IOBASE3/IOLIMIT3 Secondary PCI Express port I/O access window.


The rules for the above programmable ranges are:

- ALL of these ranges MUST be unique and NON-OVERLAPPING. It is the BIOS or system designer's responsibility to limit memory population so that adequate PCI, PCI Express, High BIOS, PCI Express Memory Mapped space, and APIC memory space can be allocated.
- In the case of overlapping ranges with memory, the memory decode will be given priority.
- There are NO Hardware Interlocks to prevent problems in the case of overlapping ranges.
- Accesses to overlapped ranges may produce indeterminate results.
- The only peer-to-peer cycles allowed below the top of memory (register TOLUD) are DMI to PCI Express VGA range writes.

Figure 8-1 represents system memory address map in a simplified form.










# 8.1 Legacy Address Range

This area is divided into the following address regions:

- 0 640 KB DOS Area
- 640 768 KB Legacy Buffer Area
- 768 896 KB in 16 KB sections (total of 8 sections) Expansion Area
- 896 960 KB in 16 KB sections (total of 4 sections) Extended System BIOS Area
- 960 KB 1 MB Memory System BIOS Area

#### Figure 8-2. Microsoft MS-DOS\* Legacy Address Range





# 8.1.1 DOS Range (0h – 9\_FFFFh)

The DOS area is 640 KB (0000\_0000h – 0009\_FFFFh) in size and is always mapped to the main memory controlled by the MCH.

# 8.1.2 Legacy Area (A\_0000h-B\_FFFh)

The legacy 128 KB VGA memory range, frame buffer, (000A\_0000h – 000B\_FFFFh) can be mapped to PCI Express (Device #1 or 3), and/or to the DMI. The appropriate mapping depends on which devices are enabled and the programming of the VGA steering bits. Based on the VGA steering bits, priority for VGA mapping is constant. The MCH always decodes internally mapped devices first. Internal to the MCH. The MCH always positively decodes internally mapped devices, PCI Express. Subsequent decoding of regions mapped to PCI Express or the DMI depends on the Legacy VGA configuration bits (VGA Enable & MDAP); see LAC Register (Device 0, offset 97h). This region is also the default for SMM space.

#### Compatible SMRAM Address Range (A\_0000h-B\_FFFh)

When compatible SMM space is enabled, SMM-mode CPU accesses to this range are routed to physical system DRAM at 000A 0000h - 000B FFFFh. Non-SMM-mode CPU accesses to this range are considered to be to the Buffer Area as described above. PCI Express and DMI originated cycles to enabled SMM space are not allowed and are considered to be to the Buffer Area. PCI Express and DMI initiated cycles are attempted as Peer cycles, and will master abort on PCI if no external VGA device claims them.

#### Monochrome Adapter (MDA) Range (B\_0000h-B\_7FFh)

Legacy support requires the ability to have a second controller (monochrome) in the system. Accesses in the standard VGA range are forwarded to PCI Express, or the DMI (depending on configuration bits). Since the monochrome adapter may be mapped to any one of these devices, the MCH must decode cycles in the MDA range (000B\_0000h - 000B\_7FFFh) and forward either to PCI Express, or the DMI. This capability is controlled by a VGA steering bits and the legacy configuration bit (MDAP bit). In addition to the memory range B0000h to B7FFFh, the MCH decodes IO cycles at 3B4h, 3B5h, 3B8h, 3B9h, 3BAh and 3BFh and forwards them to the either PCI Express, and/ or the DMI.

#### PCI Express 16-bit VGA Decode

In the *PCI to PCI Bridge Architecture Specification Revision 1.2*, it is required that 16bit VGA decode be a feature. The VGA 16-bit decode: originally was described in an ECR to the *PCI to PCI Bridge Architecture Specification Revision 1.1*. This is now listed as a required feature in the updated 1.2 specification.

# 8.1.3 Expansion Area (C\_0000h-D\_FFFFh)

This 128-KB ISA Expansion region (000C\_0000h – 000D\_FFFFh) is divided into eight 16-KB segments (see Table 8-1). Each segment can be assigned one of four Read/Write states: read-only, write-only, read/write, or disabled. Typically, these blocks are mapped through MCH and are subtractively decoded to ISA space. Memory that is disabled is not remapped.

Non-snooped accesses from PCI Express or DMI to this region are always sent to DRAM.



Memory Segments	Attributes	Comments
0C0000h - 0C3FFFh	WE (Write Enable) RE (Read Enable)	Add-on BIOS
0C4000h - 0C7FFFh	WE RE	Add-on BIOS
0C8000h - 0CBFFFh	WE RE	Add-on BIOS
OCCOOOh - OCFFFFh	WE RE	Add-on BIOS
0D0000h - 0D3FFFh	WE RE	Add-on BIOS
0D4000h - 0D7FFFh	WE RE	Add-on BIOS
0D8000h - 0DBFFFh	WE RE	Add-on BIOS
0DC000h - 0DFFFFh	WE RE	Add-on BIOS

#### Table 8-1. Expansion Area Memory Segments

# 8.1.4 Extended System BIOS Area (E\_0000h-E\_FFFh)

This 64-KByte area (000E\_0000h - 000E\_FFFFh) is divided into four, 16-KB segments (see Table 8-2). Each segment can be assigned independent read and write attributes so it can be mapped either to main DRAM or to the DMI. Typically, this area is used for RAM or ROM. Memory segments that are disabled are not remapped elsewhere.

Non-snooped accesses from PCI Express or DMI to this region are always sent to DRAM.

#### Table 8-2. Extended System BIOS Area Memory Segments

Memory Segments	Attributes	Comments
0E0000h - 0E3FFFh	WE RE	BIOS Extension
0E4000h - 0E7FFFh	WE RE	BIOS Extension
0E8000h - 0EBFFFh	WE RE	BIOS Extension
0EC000h - 0EFFFFh	WE RE	BIOS Extension

### 8.1.5 System BIOS Area (F\_0000h-F\_FFFh)

This area is a single 64-KB segment (000F\_0000h - 000F\_FFFFh). This segment can be assigned read and write attributes. It is by default (after reset) Read/Write disabled and cycles are forwarded to the DMI. By manipulating the Read/Write attributes, the MCH can "shadow" BIOS into the main DRAM. When disabled, this segment is not remapped.

Non-snooped accesses from PCI Express or DMI to this region are always sent to DRAM.

#### Table 8-3. System BIOS Area Memory Segments

Memory Segments	Attributes	Comments
OF0000H - OFFFFFH	WE RE	BIOS Area



# 8.1.6 **Programmable Attribute Map (PAM) Memory Area Details**

The 13 sections from 768 KB to 1 MB comprise what is also known as the PAM Memory Area.

The MCH does not handle IWB (Implicit Write-Back) cycles targeting DMI. Since all memory residing on DMI should be set as non-cacheable, there will normally not be IWB cycles targeting DMI.


However, DMI becomes the default target for CPU and DMI originated accesses to disabled segments of the PAM region. If the MTRRs covering the PAM regions are set to WB or RC it is possible to get IWB cycles targeting DMI. This may occur for DMI originated cycles to disabled PAM regions.

For example, say that a particular PAM region is set for "Read Disabled" and the MTRR associated with this region is set to WB. A DMI master generates a memory read targeting the PAM region. A snoop is generated on the FSB and the result is an IWB. Since the PAM region is "Read Disabled" the default target for the Memory Read becomes DMI. The IWB associated with this cycle will cause the MCH to hang.

# 8.2 Main Memory Address Range (1 MB to TOLUD)

This address range (see Table 8-3) extends from 1 MB to the top of physical memory that is permitted to be accessible by the MCH (as programmed in the TOLUD register). All accesses to addresses within this range will be forwarded by the MCH to the DRAM unless they fall into the optional TSEG or optional ISA Hole.

#### Figure 8-3. Main Memory Address Range





# 8.2.1 ISA Hole (15 MB-16 MB)

A hole can be created at 15 MB–16 MB as controlled by the fixed hole enable bit in the LAC register (Device 0, offset 97h). Accesses within this hole are forwarded to the DMI. The range of physical DRAM memory disabled by opening the hole is not remapped to the top of the memory – that physical DRAM space is not accessible. This 15 MB–16 MB hole is an optionally enabled ISA hole.

### 8.2.2 TSEG

TSEG is optionally 1 MB, 2 MB, or 8 MB in size. SMM-mode CPU accesses to enabled TSEG access the physical DRAM at the same address. Non-CPU originated accesses are not allowed to access SMM space. PCI Express, and DMI originated cycles to enabled SMM space are handled as invalid cycle type with reads and writes to location 0 and byte enables turned off for writes. When the extended SMRAM space is enabled, CPU accesses to the TSEG range without SMM attribute or without WB attribute are also forwarded to memory as invalid accesses. Non-SMM-mode Write Back cycles that target TSEG space are completed to DRAM for cache coherency. When SMM is enabled the maximum amount of memory available to the system is equal to the amount of physical DRAM minus the value in the TSEG register which is fixed at 1 MB, 2 MB or 8 MB.

## 8.2.3 Pre-allocated Memory

Voids of physical addresses that are not accessible as general system memory and reside within system memory address range (< TOLUD) are created for SMM-mode and legacy VGA compatibility. It is the responsibility of BIOS to properly initialize these regions. Table 8-4 details the location and attributes of the regions.

#### Table 8-4. Pre-Allocated Memory Example for 64 MB DRAM, 1 MB VGA and 1 MB TSEG

Memory Segments	Attributes	Comments
0000_0000h – 03DF_FFFFh	R/W	Available System Memory 62 MB
03E0_0000h – 03EF_FFFFh	SMM Mode Only - CPU Reads	TSEG Address Range & Pre-allocated Memory
03F0_0000h – 03FF_FFFFh	R/W	Pre-allocated VGA memory.



# 8.3 PCI Memory Address Range (TOLUD to 4 GB)

This address range (see Table 8-4), from the top of physical memory to 4 GB is normally mapped via the DMI to PCI.

Exceptions to this mapping include the BAR memory mapped regions. Which include:

- 1. EPBAR, MCHBAR, DMIBAR.
- 2. The second exception to the mapping rule deals with the PCI Express port:
  - Addresses decoded to the Primary PCI Express Memory Window defined by the MBASE1, MLIMIT1, PMBASE1, and PMLIMIT1 registers are mapped to PCI Express.
  - Addresses decoded to the Secondary PCI Express Memory Window defined by the MBASE3, MLIMIT3, PMBASE3, and PMLIMIT3 registers are mapped to PCI Express.
  - Addresses decoded to PCI Express Configuration Space are mapped based on Bus, Device, and Function number. (PCIEXBAR range).

*Note:* The AGP Aperture no longer exists with PCI Express.

• The exceptions listed above for PCI Express ports **MUST NOT** overlap with APCI Configuration, FSB Interrupt Space and High BIOS Address Range.



#### Figure 8-4. PCI Memory Address Range

FFFF_FFFFh		4 GB
FFE0_0000h	High BIOS	4 GB – 2 MB
FEF0_0000h FEE0_0000h FED0_0000h FEC8_0000h FEC0_0000h	DMI Interface (subtractive decode) FSB Interrupts DMI Interface (subtractive decode) Local (processor) APIC I/O APIC DMI Interface	4  GB = 2  MB $4  GB = 17  MB$ $4  GB = 18  MB$ $4  GB = 18  MB$ $4  GB = 19  MB$ $4  GB = 19  MB$ $4  GB = 20  MB$
	(subtractive decode)	
F000_0000h	PCI Express* Configuration Space	4 GB – 256 MB Possible address range (Not fixed)
E000_0000h	DMI Interface (subtractive decode)	4 GB – 512 MB Programmable windows, PCI Express* Port could be here TOLUD

# 8.3.1 APIC Configuration Space (FEC0\_0000h-FECF\_FFFh)

This range is reserved for APIC configuration space. The I/O APIC(s) usually reside in the ICH7 portion of the chipset, but can also exist as stand-alone components.

The IOAPIC spaces are used to communicate with IOAPIC interrupt controllers that may be populated in the system. Since it is difficult to relocate an interrupt controller using plug-and-play software, fixed address decode regions have been allocated for them. Processor accesses to the default IOAPIC region (FEC0\_0000h to FEC7\_FFFh) are always forwarded to DMI.



# 8.3.2 HSEG (FEDA\_0000h-FEDB\_FFFFh)

This optional segment from FEDA\_0000h to FEDB\_FFFFh provides a remapping window to SMM space. It is sometimes called the High SMM memory space. SMM-mode CPU accesses to the optionally enabled HSEG are remapped to 000A\_0000h - 000B\_FFFh. Non-SMM-mode CPU accesses to enabled HSEG are considered invalid and are terminated immediately on the FSB. The exceptions to this rule are Non-SMM-mode Write Back cycles which are remapped to SMM space to maintain cache coherency. PCI Express and DMI originated cycles to enabled SMM space are not allowed. Physical DRAM behind the HSEG transaction address is not remapped and is not accessible. All Cacheline writes with WB attribute or Implicit write backs to the HSEG range are completed to DRAM like an SMM cycle.

# 8.3.3 FSB Interrupt Memory Space (FEE0\_0000-FEEF\_FFF)

The FSB Interrupt space is the address used to deliver interrupts to the FSB. Any device on PCI Express or DMI may issue a Memory Write to OFEEx\_xxxxh. The MCH will forward this Memory Write along with the data to the FSB as an Interrupt Message Transaction. The MCH terminates the FSB transaction by providing the response and asserting HTRDY#. This Memory Write cycle does not go to DRAM.

# 8.3.4 High BIOS Area

The top 2 MB (FFE0\_0000h -FFFF\_FFFh) of the PCI Memory Address Range is reserved for System BIOS (High BIOS), extended BIOS for PCI devices, and the A20 alias of the system BIOS. The CPU begins execution from the High BIOS after reset. This region is mapped to the DMI so that the upper subset of this region aliases to the 16 MB–256 KB range. The actual address space required for the BIOS is less than 2 MB, but the minimum CPU MTRR range for this region is 2 MB so that full 2 MB must be considered.

# 8.4 Main Memory Address Space (4 GB to Remaplimit)

The maximum main memory size supported is 8 GB total DRAM memory. A hole between TOLUD and 4 G occurs when main memory size approaches 4 GB or larger. As a result, a TOM register and Remapbase/Remaplimit registers become relevant.

The new remap configuration registers exist to reclaim lost main memory space.

Upstream write accesses above 36-bit addressing will be treated as peer writes by PCI Express and DMI. Upstream read accesses above 36-bit addressing will be treated as invalid cycles by PCI Express and DMI.

# 8.4.1 Top of Memory

This "Top of Memory" register reflects the total amount of populated physical memory. This is also the amount of addressable physical memory when remapping is used appropriately to ensure that no physical memory is wasted. This is NOT necessarily the highest main memory address (holes may exist in main memory address map due to addresses allocated for memory mapped I/O).

TOLUD register is restricted to 4 GB memory (A[31:27]), but the MCH can support up to 8 GB, limited by DRAM pins. For physical memory greater than 4 GB, the TOM register helps identify the address range in between the 4 GB boundary and the top of



physical memory. This identifies memory that can be directly accessed (no remap address calculation) which is useful for memory access indication, early path indication, and trusted read indication.

C1DRB3 cannot be used directly to determine the effective size of memory as the values programmed in the DRB's depend on the memory mode (stacked, interleaved). The Remap Base/Limit registers also can not be used because remapping can be disabled. The TOM register is used for early memory channel identification (channel A vs. channel B) in the case of stacked memory.

# 8.4.2 Memory Re-claim Background

The following are examples of Memory Mapped IO devices which are typically located below 4 GB:

- High BIOS
- HSEG
- TSEG
- XAPIC
- IO APIC
- Local APIC
- FSB Interrupts
- PCI Express BAR
- MCHBAR
- EPBAR
- DMIBAR
- PMBASE/PMLIMIT, including PMBASEU/PMLIMITU
- MBASE/MLIMIT

In previous generation MCHs, the physical DRAM memory overlapped by the logical address space allocated to these Memory Mapped I/O devices was unusable. The result is that a large amount of physical memory populated in the system is unusable.

The MCH provides the capability to re-claim the physical memory overlapped by the Memory Mapped I/O logical address space. The MCH re-maps physical memory from the Top of Low Memory (TOLUD) boundary up to the 4 GB boundary to an equivalent sized logical address range located just above the top of physical memory.

# 8.4.3 Memory Re-mapping

An incoming address (referred to as a logical address) is checked to see if it falls in the memory re-map window. The bottom of the re-map window is defined by the value in the REMAPBASE register. The top of the re-map window is defined by the value in the REMAPLIMIT register. An address that falls within this window is remapped to the physical memory starting at the address defined by the TOLUD register.

# 8.4.4 PCI Express Configuration Address Space

There is a device 0 register, PCIEXBAR, that defines the base address for the 256 MB block of addresses below the top of addressable memory (currently 4 GB) for the configuration space associated with all devices and functions that are potentially a part



of the PCI Express root complex hierarchy. This range will be aligned to a 64 MB, 128 MB or 256 MB boundary. BIOS must assign this address range such that it will not conflict with any other address ranges.

# 8.4.5 PCI Express

The MCH can be programmed to direct memory accesses to the PCI Express interface when addresses are within either of two ranges specified via registers in MCH's Device #1 configuration space.

- The first range is controlled via the Memory Base Register (MBASE) and Memory Limit Register (MLIMIT) registers.
- The second range is controlled via the Prefetchable Memory Base (PMBASE) and Prefetchable Memory Limit (PMLIMIT) registers.

The MCH positively decodes memory accesses to PCI Express memory address space as defined by the following inequalities:

Memory\_Base\_Address ≤ Address ≤ Memory\_Limit\_Address Prefetchable\_Memory\_Base\_Address ≤ Address ≤ Prefetchable\_Memory\_Limit\_Address

It is essential to support a separate Prefetchable range in order to apply USWC attribute (from the processor point of view) to that range. The USWC attribute is used by the processor for write combining.

Note that the MCH Device #1 memory range registers described above are used to allocate memory address space for any PCI Express devices sitting on PCI Express that require such a window.

The PCICMD1 register can override the routing of memory accesses to PCI Express. In other words, the memory access enable bit must be set in the device 1 PCICMD1 register to enable the memory base/limit and prefetchable base/limit windows.

# 8.5 System Management Mode (SMM)

System Management Mode uses main memory for System Management RAM (SMM RAM). The MCH supports: Compatible SMRAM (C\_SMRAM), High Segment (HSEG), and Top of Memory Segment (TSEG). System Management RAM space provides a memory area that is available for the SMI handlers and code and data storage. This memory resource is normally hidden from the system OS so that the processor has immediate access to this memory space upon entry to SMM. The MCH provides three SMRAM options:

- Below 1 MB option that supports compatible SMI handlers.
- Above 1 MB option that allows new SMI handlers to execute with write-back cacheable SMRAM.
- Optional TSEG area of 1 MB, 2 MB, or 8 MB in size.
- The above 1 MB solutions require changes to compatible SMRAM handlers' code to properly execute above 1 MB.

*Note:* DMI and PCI Express masters are not allowed to access the SMM space.



# 8.5.1 SMM Space Definition

SMM space is defined by its **addressed** SMM space and its DRAM SMM space. The addressed SMM space is defined as the range of bus addresses used by the CPU to access SMM space. DRAM SMM space is defined as the range of physical DRAM memory locations containing the SMM code. SMM space can be accessed at one of three transaction address ranges: Compatible, High and TSEG. The Compatible and TSEG SMM space is not remapped, and therefore the addressed and DRAM SMM space is the same address range. Since the High SMM space is remapped the addressed and DRAM SMM space are different address ranges. Note that the High DRAM space is the same as the Compatible Transaction Address space. The table below describes three unique address ranges:

- Compatible Transaction Address
- High Transaction Address
- TSEG Transaction Address

SMM Space Enabled	Transaction Address Space	DRAM Space (DRAM)
Compatible (C)	000A_0000h to 000B_FFFFh	000A_0000h to 000B_FFFFh
High (H)	FEDA_0000h to FEDB_FFFFh	000A_0000h to 000B_FFFFh
TSEG (T)	(TOLUD-TSEG) to TOLUD	(TOLUD-TSEG) to TOLUD

## 8.5.2 SMM Space Restrictions

If any of the following conditions are violated, the results of SMM accesses are unpredictable and may cause the system to hang:

- 1. The Compatible SMM space **must not** be set-up as cacheable.
- High or TSEG SMM transaction address space must not overlap address space assigned to system DRAM, or to any "PCI" devices (including DMI and PCI Express). This is a BIOS responsibility.
- 3. Both D\_OPEN and D\_CLOSE must not be set to 1 at the same time.
- 4. When TSEG SMM space is enabled, the TSEG space **must not** be reported to the OS as available DRAM. This is a BIOS responsibility.

### 8.5.3 SMM Space Combinations

When High SMM is enabled (G\_SMRAME=1 and H\_SMRAM\_EN=1), the Compatible SMM space is effectively disabled. CPU originated accesses to the Compatible SMM space are forwarded to PCI Express if VGAEN=1 (also depends on MDAP), otherwise they are forwarded to the DMI. PCI Express and DMI originated accesses are **never** allowed to access SMM space.

#### Table 8-5.SMM Space Table

Global Enable G_SMRAME	High Enable H_SMRAM_EN	TSEG Enable TSEG_EN	Compatible (C) Range	High (H) Range	TSEG (T) Range
0	Х	Х	Disable	Disable	Disable
1	0	0	Enable	Disable	Disable
1	0	1	Enable	Disable	Enable
1	1	0	Disabled	Enable	Disable
1	1	1	Disabled	Enable	Enable



# 8.5.4 SMM Control Combinations

The G\_SMRAME bit provides a global enable for all SMM memory. The D\_OPEN bit allows software to write to the SMM ranges without being in SMM mode. BIOS software can use this bit to initialize SMM code at powerup. The D\_LCK bit limits the SMM range access to only SMM mode accesses. The D\_CLS bit causes SMM data accesses to be forwarded to the DMI or PCI Express. The SMM software can use this bit to write to memory while running SMM code out of DRAM.

#### Table 8-6. SMM Control Table

G_SMRAME	D_LCK	D_CLS	D_OPEN	CPU in SMM Mode	SMM Code Access	SMM Data Access
0	х	Х	х	x	Disable	Disable
1	0	Х	0	0	Disable	Disable
1	0	0	0	1	Enable	Enable
1	0	0	1	x	Enable	Enable
1	0	1	0	1	Enable	Disable
1	0	1	1	x	Invalid	Invalid
1	1	Х	х	0	Disable	Disable
1	1	0	х	1	Enable	Enable
1	1	1	х	1	Enable	Disable

### 8.5.5 SMM Space Decode and Transaction Handling

Only the CPU is allowed to access SMM space. PCI Express and DMI originated transactions are not allowed to SMM space.

# 8.5.6 CPU WB Transaction to an Enabled SMM Address Space

CPU Writeback transactions (HREQ[1]# = 0) to enabled SMM Address Space must be written to the associated SMM DRAM even though D\_OPEN=0 and the transaction is not performed in SMM mode. This ensures SMM space cache coherency when cacheable extended SMM space is used.

# 8.5.7 Memory Shadowing

Any block of memory that can be designated as read-only or write-only can be "shadowed" into MCH DRAM memory. Typically this is done to allow ROM code to execute more rapidly out of main DRAM. ROM is used as read-only during the copy process while DRAM at the same time is designated write-only. After copying, the DRAM is designated read-only so that ROM is shadowed. CPU bus transactions are routed accordingly.

# 8.5.8 I/O Address Space

The MCH does not support the existence of any other I/O devices beside itself on the CPU bus. The MCH generates either DMI or PCI Express bus cycles for all CPU I/O accesses that it does not claim. Within the host bridge the MCH contains two internal registers in the CPU I/O space, Configuration Address Register (CONFIG\_ADDRESS) and the Configuration Data Register (CONFIG\_DATA). These locations are used to implement a configuration space access mechanism.



The CPU allows 64 K+3 bytes to be addressed within the I/O space. The MCH propagates the CPU I/O address without any translation on to the destination bus and therefore provides addressability for 64 K+3 byte locations. Note that the upper 3 locations can be accessed only during I/O address wrap-around when CPU bus HA[16]# address signal is asserted. HA[16]# is asserted on the CPU bus whenever an I/O access is made to 4 bytes from address OFFFDh, OFFFEh, or OFFFFh. HA[16]# is also asserted when an I/O access is made to 2 bytes from address OFFFh.

The I/O accesses (other than ones used for configuration space access) are forwarded normally to the DMI bus unless they fall within the PCI Express I/O address range as defined by the mechanisms explained below. I/O writes are **not** posted. Memory writes to ICH7 or PCI Express are posted. The PCICMD1 register can disable the routing of I/O cycles to PCI Express.

The MCH responds to I/O cycles initiated on PCI Express or DMI with a UR status. Upstream I/O cycles and configuration cycles should never occur. If one does occur, the request will route as a read to memory address 0h so a completion is naturally generated (whether the original request was a read or write). The transaction will complete with a UR completion status.

For Pentium® processors, I/O reads that lie within 8-byte boundaries but cross 4-byte boundaries are issued from the CPU as 1 transaction. The MCH will break this into 2 separate transactions. I/O writes that lie within 8-byte boundaries but cross 4-byte boundaries are assumed to be split into 2 transactions by the CPU.

# 8.5.9 PCI Express I/O Address Mapping

The MCH can be programmed to direct non-memory (I/O) accesses to the PCI Express bus interface when CPU initiated I/O cycle addresses are within the PCI Express I/O address range. This range is controlled via the I/O Base Address (IOBASE) and I/O Limit Address (IOLIMIT) registers in MCH Device #1 configuration space.

# 8.5.10 MCH Decode Rules and Cross-Bridge Address Mapping

The following are MCH decode rules and cross-bridge address mapping used in this chipset:

- VGAA =  $000A_{0000} 000A_{FFFF}$
- MDA = 000B\_0000 000B\_7FFF
- VGAB = 000B\_8000 000B\_FFFF
- MAINMEM = 0100\_0000 to TOLUD

### 8.5.11 Legacy VGA and I/O Range Decode Rules

The legacy 128 KB VGA memory range 000A\_0000h-000B\_FFFFh can be mapped to PCI Express (Device #1), and/or to the DMI depending on the programming of the VGA steering bits. Priority for VGA mapping is constant in that the MCH always decodes internally mapped devices first. The MCH always positively decodes internally mapped devices, namely PCI Express. Subsequent decoding of regions mapped to PCI Express or the DMI depends on the Legacy VGA configurations bits (VGA Enable & MDAP) in the LAC register (Device 0).

§



# **9** Functional Description

This chapter describes the MCH interfaces and major functional units.

# 9.1 Host Interface

The cache line size is 64 bytes. Source synchronous transfer is used for the address and data signals. The address signals are double pumped and a new address can be generated every other bus clock. At 266 MHz bus clock the address signals run at 533 MT/s. The data is quad pumped and an entire 64 byte cache line can be transferred in two bus clocks. At 266 MHz bus clock the data signals run at 1066 MT/s for a maximum bandwidth of 10.7 GB/s.

# 9.1.1 FSB IOQ Depth

The Scalable Bus supports up to 12 simultaneous outstanding transactions.

# 9.1.2 FSB OOQ Depth

The MCH supports only one outstanding deferred transaction on the FSB.

## 9.1.3 FSB GTL+ Termination

The MCH integrates GTL+ termination resistors on die. Also, approximately 2.8 pF (fast) – 3.3 pF (slow) per pad of on-die capacitance will be implemented to provide better FSB electrical performance.

# 9.1.4 FSB Dynamic Bus Inversion

The MCH supports Dynamic Bus Inversion (DBI) when driving and receiving data from the CPU. DBI limits the number of data signals that are driven to a low voltage on each quad pumped data phase. This decreases the worst-case power consumption of the MCH. HDINV[3:0]# indicate if the corresponding 16 bits of data are inverted on the bus for each quad pumped data phase:

HDINV[3:0]#	Data Bits
HDINV0#	HD[15:0]#
HDINV1#	HD[31:16]#
HDINV2#	HD[47:32]#
HDINV3#	HD[63:48]#

Whenever the CPU or the MCH drives data, each 16-bit segment is analyzed. If more than 8 of the 16 signals would normally be driven low on the bus the corresponding HDINV# signal will be asserted and the data will be inverted prior to being driven on the bus. Whenever the CPU or the MCH receives data it monitors HDINV[3:0]# to determine if the corresponding data segment should be inverted.



### 9.1.4.1 APIC Cluster Mode Support

This is required for backwards compatibility with existing software, including various operating systems. As an example, beginning with Microsoft Windows\* 2000 there is a mode (boot.ini) that allows an end user to enable the use of cluster addressing support of the APIC.

- The MCH supports three types of interrupt re-direction:
  - Physical
  - Flat-Logical
  - Clustered-Logical

# 9.2 System Memory Controller

The system memory controller supports two styles of memory organization (Interleaved and Asymmetric). Rules for populating DIMM slots are included in this chapter. Sample memory organizations are provided in Table 9-1 and Table 9-2.

#### Table 9-1. Sample System Memory Organization with Interleaved Channels

	Channel A Population	Cumulative Top Address in Channel A	Channel B Population	Cumulative Top Address in Channel B
Rank 3	0 MB	2560 MB	0 MB	2560 MB
Rank 2	256 MB	2560 MB	256 MB	2560 MB
Rank 1	512 MB	2048 MB	512 MB	2048 MB
Rank 0	512 MB	1024 MB	512 MB	1024 MB

#### Table 9-2. Sample System Memory Organization with Asymmetric Channels

	Channel A Population	Cumulative Top Address in Channel A	Channel B Population	Cumulative Top Address in Channel B
Rank 3	0 MB	1280 MB	0 MB	2560 MB
Rank 2	256 MB	1280 MB	256 MB	2560 MB
Rank 1	512 MB	1024 MB	512 MB	2304 MB
Rank 0	512 MB	512 MB	512 MB	1792 MB

#### **Interleaved Mode**

This mode provides maximum performance on real applications. Addresses are pingponged between the channels, and the switch happens after each cache line (64 byte boundary). If two consecutive cache lines are requested, both may be retrieved simultaneously, since they are on opposite channels. The drawbacks of Interleaved Mode are that the system designer must populate both channels of memory such that they have equal capacity, but the technology and device width may vary from one channel to the other.


#### **Enhanced Channel Interleaving**

Transactions are issued to both channels simultaneously.



#### Asymmetric Mode

This mode trades performance for system design flexibility. Unlike the previous mode, addresses start in channel A and stay there until the end of the highest rank in channel A, then addresses continue from the bottom of channel B to the top. Real world applications are unlikely to make requests that alternate between addresses that sit on opposite channels with this memory organization, so in most cases, bandwidth will be limited to that of a single channel. The system designer is free to populate either channel in any manner, including degenerating to single channel case.



#### Figure 9-1. System Memory Styles

# 9.2.1 System Memory Configuration Registers Overview

The configuration registers located in the PCI configuration space of the MCH control the System Memory operation. Following is a brief description of configuration registers.

**DRAM Rank Boundary (CxDRBy):** The x represents a channel, either A or B. The y represents a rank, 0 through 3. DRB registers define the upper addresses for a rank of DRAM devices in a channel. When the MCH is configured in asymmetric mode, each register represents a single rank. When the MCH is configured in a dual interleaved mode, each register represents a pair of corresponding ranks in opposing channels. There are four DRB registers for each channel.

**DRAM Rank Architecture (CxDRAy):** The x represents a channel, either A or B. The y represents a rank, 0 through 3. DRA registers specify the architecture features of each rank of devices in a channel. The only architecture feature specified is page size. When MCH is configured in asymmetric mode, each DRA represents a single rank in a single channel. When MCH is configured in a dual-channel interleaved mode, each DRA represents a pair of corresponding ranks in opposing channels. There are 4 DRA registers per channel. Each requires only 3 bits, so there are two DRAs packed into a byte.

**DRAM Timing (CxDRT1):** The x represents a channel, A or B represented by 0 and 1 respectively. The DRT register defines the timing parameters for all devices in a channel. The BIOS programs this register with "least common denominator" values after reading the SPD registers of each DIMM in the channel.



**DRAM Control (CxDRCO):** The x represents a channel, A or B represented by 0 and 1 respectively. DRAM refresh mode, rate, and other controls are selected here.

# 9.2.2 DRAM Technologies and Organization

"Single sided" below is a logical term referring to the number of Chip Selects attached to the DIMM. A real DIMM may put the components on both sides of the substrate, but be logically indistinguishable from single sided DIMM if all components on the DIMM are attached to the same Chip Select signal.

- x8 means that each component has 8 data lines
- x16 means that each component has 16 data lines

All standard 256 Mb, 512 Mb, and 1 Gb technologies and addressing are supported for x16 and x8 devices.

For DDR2

- 533 (PC 4300) ECC
  - Version A = Single sided x8
  - Version B = Double sided x8
- 667 (PC 5300) ECC
  - Version F = Single sided x8
  - Version G = Double sided x8

No support for DIMMs with different technologies or capacities on opposite sides of the same DIMM. If one side of a DIMM is populated, the other side is either identical or empty.

The DRAM sub-system supports single or dual channels, 64b or 72b wide per channel.

There can be a maximum of 4 ranks populated (2 Double Sided DIMMs) per channel. Mixed mode DDR DS-DIMMs (x8 and x16 on the same DIMM) are not supported.

By using 1 Gb technology, the largest memory capacity is 8 GB (16K rows \* 1K columns \* 1 cell/(row \* column) \* 8 b/cell \* 8 banks/device \* 8 devices/rank \* 4 ranks/channel \* 2 channel \*1M/(K\*K) \* 1G/1024M \* 1B/8b = 8 GB). Using 8 GB of memory is only possible in Interleaved mode with all ranks populated at maximum capacity.

By using 256Mb technology, the smallest memory capacity is 128 MB (8K rows \* 512 columns \* 1 cell/(row \* column) \* 16b/cell \* 4 banks/device \* 4 devices/rank \* 1 rank \* 1M/1024K \* 1B/8b = 128 MB)

#### 9.2.2.1 Rules for Populating DIMM Slots

In all modes, the frequency of System Memory will be the lowest frequency of all DIMMs in the system, as determined through the SPD registers on the DIMMs.

In the Single Channel mode, any DIMM slot within the channel may be populated in any order. Either channel may be used. To save power, do not populate the unused channel.

In Dual Channel Asymmetric mode, any DIMM slot may be populated in any order.

In Dual Channel Interleaved mode, any DIMM slot may be populated in any order, but the total memory in each channel must be the same.



#### 9.2.2.2 System Memory Supported Configurations

The MCH supports the 256 Mbit, 512 Mbit and 1 Gbit technology based DIMMs from Table 9-3.

Technology	Configuration	# of Row Address Bits	# of Column Address Bits	# of Bank Address Bits	Page Size	Rank Size
256 Mbit	16M X 16	13	9	2	4K	128 MB
256 Mbit	32M X 8	13	10	2	8K	256 MB
512 Mbit	32M X 16	13	10	2	8K	256 MB
512 Mbit	64M X 8	14	10	2	8K	512 MB
1 Gbit	64M X 16	13	10	3	8K	512 MB
1 Gbit	128M X 8	14	10	3	8K	1 GB

#### Table 9-3. DDR2 DIMM Supported Configurations

### 9.2.2.3 Main Memory DRAM Address Translation and Decoding

Table 9-4 and Table 9-5 specify the host interface to memory interface address multiplex for the MCH. Please refer to the details of the various DIMM configurations as described in Table 9-3 of this document. The address lines specified in the column header refer to the host (CPU) address lines.

Table 9-4. D	<b>RAM Address</b>	Translation	(Single/Dual	Channel A	symmetric Mode)
--------------	--------------------	-------------	--------------	-----------	-----------------

Tech	Banks	Page Size	Rank Size	3 1	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1	1 0	9	8	7	6	5	4	3
256 Mb x16	4i	4 KB	128 MB						r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	r 11	r 12	b 0	b 1	с 8	с 7	с 6	с 5	с 4	с 3	с 2	с 1	c O
256 Mb x8	4i	8 KB	256 MB					r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	r 11	b 1	b 0	с 9	с 8	с 7	с 6	с 5	с 4	с 3	с 2	с 1	c O
512 Mb x16	4i	8 KB	256 MB					r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	r 11	b 1	b 0	с 9	с 8	с 7	с 6	с 5	с 4	с 3	с 2	с 1	c O
512 Mb x8	4i	8 KB	512 MB				r 13	r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	r 11	b 1	b 0	с 9	с 8	с 7	с 6	с 5	с 4	с 3	с 2	с 1	с 0
1 Gb x16	8i	8 KB	512 MB				r 11	r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	b 0	b 1	b 2	с 9	с 8	с 7	с 6	с 5	с 4	с З	с 2	с 1	c O
1 Gb x8	8i	8 KB	1 GB			r 13	r 11	r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	b 0	b 1	b 2	с 9	с 8	с 7	с 6	с 5	с 4	с З	с 2	с 1	c O

Note:

b - 'bank' select bit

c - 'column' address bit

r - 'row' address bit



Tech	Banks	Page Size	Rank Size	3 1	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1	1 0	9	8	7	6	5	4	3
256 Mb x16	4i	4 KB	128 MB					r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	r 11	r 12	b 0	b 1	с 8	с 7	с 6	с 5	с 4	с З	h	с 2	с 1	с О
256 Mb x8	4i	8 KB	256 MB				r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	r 11	b 1	b 0	с 9	с 8	с 7	с 6	с 5	с 4	с 3	h	с 2	с 1	с 0
512 Mb x16	4i	8 KB	256 MB				r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	r 11	b 1	b 0	с 9	с 8	с 7	с 6	с 5	с 4	с 3	h	с 2	с 1	c O
512 Mb x8	4i	8 KB	512 MB			r 13	r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	r 11	b 1	b 0	с 9	с 8	с 7	с 6	с 5	с 4	с З	h	с 2	с 1	с 0
1 Gb x16	8i	4 KB	512 MB			r 11	r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	b 0	b 1	b 2	с 9	с 8	с 7	с 6	с 5	с 4	с З	h	с 2	с 1	c O
1 Gb x8	8i	8 KB	1 GB		r 13	r 11	r 12	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r O	р 0	b 1	b 2	с 9	с 8	с 7	с 6	с 5	с 4	с З	h	с 2	с 1	c O

Table 9-5. DRAM Address Translation (Dual Channel Interleaved Mode)

Note:

b - 'bank' select bit

c - 'column' address bit

h - 'channel' select bit

r - 'row' address bit

#### 9.2.2.4 ECC Support

The MCH supports ECC (Error Checking and Correction) and uses an ECC algorithm to protect against soft errors, when enabled. The algorithm works on a QWord (64-bit) basis. It will correct any single-bit error and detect any two-bit errors. An odd number of errors greater than 1, will either be detected correctly or will be misinterpreted as a single-bit error, and cannot be corrected. An error in an even number of bits greater than two will either be detected as a multi-bit error or it may not be detected at all.

### 9.2.3 DRAM Clock Generation

The MCH generates three differential clock pairs for every supported DIMM. There are total of 6 clock pairs driven directly by the MCH to two DIMMs per channel.

### 9.2.4 DDR2 On Die Terminations

On die termination (ODT) is a feature that allows a DRAM to turn on/off internal termination resistance for each DQ, DM, DQS, and DQS# signal for x8 and x16 configurations via the ODT control signals. The ODT feature is designed to improve signal integrity of the memory channel by allowing the termination resistance for the DQ, DM, DQS, and DQS# signals to be located inside the DRAM devices themselves instead of on the motherboard. The MCH drives out the required ODT signals, based on memory configuration and which rank is being written to or read from, to the DRAM devices on a targeted DIMM rank to enable or disable their termination resistance.



# 9.3 PCI Express

See Section 1 for a list of PCI Express features and the PCI Express specification for further details.

This MCH is part of a PCI Express root complex. This means it connects a host CPU/ memory subsystem to a PCI Express hierarchy. The control registers for this functionality are located in device #1 (and device #3) configuration space and two Root Complex Register Blocks (RCRBs). The DMI RCRB contains registers for control of the ICH7 attach ports.

# 9.3.1 PCI Express Architecture

The PCI Express architecture is specified in layers. Compatibility with the PCI addressing model (a load-store architecture with a flat address space) is maintained to ensure that all existing applications and drivers operate unchanged. The PCI Express configuration uses standard mechanisms as defined in the PCI Plug-and-Play specification. The initial speed of 1.25 GHz (250 MHz internally) results in 2.5 Gb/s/ direction which provides a 250 MB/s communications channel in each direction (500 MB/s total), which is close to twice the data rate of classic PCI per lane.

#### 9.3.1.1 Transaction Layer

The upper layer of the PCI Express architecture is the Transaction Layer. The Transaction Layer's primary responsibility is the assembly and disassembly of Transaction Layer Packets (TLPs). TLPs are used to communicate transactions, such as read and write, as well as certain types of events. The Transaction Layer also manages flow control of TLPs.

#### 9.3.1.2 Data Link Layer

The middle layer in the PCI Express stack, the Data Link Layer, serves as an intermediate stage between the Transaction Layer and the Physical Layer. Responsibilities of Data Link Layer include link management, error detection, and error correction.

#### 9.3.1.3 Physical Layer

The Physical Layer includes all circuitry for interface operation, including driver and input buffers, parallel-to-serial and serial-to-parallel conversion, PLL(s), and impedance matching circuitry.


# 9.3.2 Configurations (Intel® 3010 chipset only)

*Note:* Section 9.3.2 through Section 9.3.8 are for Intel® 3010 chipset only.

These PCI Express ports will be referred to as the PCIEO and PCIE1. Device 1 contains the control registers for PCIE0. Device 3 contains the control registers for PCIE1.


The PCI Express links are mapped through separate PCI-PCI bridge structures.





#### Figure 9-2. PCI Express Related Register Structures in MCH







Config Name	Primary Slot (PCI E0)	Secondary Slot (PCIE1)	Example Figures
Dual PCI Express	x1, x4, x8	x1, x4, x8	X8 PRSNT1# PRSNT2# PRSNT2# PRSNT2# PRSNT2# PRSNT2# PRSNT2# PRSNT2# PRSNT2# PRSNT3#
No PCI Express	None	None	empty PRSNT#

#### Table 9-6. Lane Mapping Configurations (Sheet 2 of 2)


Device 1 must be enabled any time any PCI Express device is present (regardless of slot). Device 3 has a separate clock tree from Device 1 which will be gated based on the Device 3 enable configuration bit (PCIE1 disabled=gated PCIE1 clk).

### 9.3.3 Lane Reversal

Device 1 registers are always associated with the control of the primary slot (PCIE0). Device 3 registers are always associated with the control of the secondary slot (PCIE1).

When lane reversal is indicated to the MCH, all 16 lanes of the two PCI Express ports are reversed end-to-end. As shown in the following figure, the device controls associated with the lanes also changes such that the same logical lanes are always controlled by the same device.





#### Figure 9-3. Lane Reversal (Dual PCI Express Configuration Example)

# 9.3.4 PCI Express Straps (Intel® 3010 chipset only)

There is no dynamic detection so straps are required to indicate the desired configuration to the MCH. Two straps are defined in order to support Dual PCI Express functionality. Each will connect to the PRSNT2# pin of a PCI Express connector and will indicate whether a PCI Express card is present in the corresponding slot. Polarity needs to match as the PCI Express specification defines how the Present Detect signals work (PRSNT2# asserted low to indicate presence).

DPEN# is the low asserted motherboard signal indicating Dual PCI Express Enable. PRIPRSNT# is the low asserted motherboard signal indicating a PCI Express card is Present in the Primary slot.

#### Table 9-7.Strap Combinations

	DPEN# = 0 (Secondary Slot)	DPEN# = 1 (Secondary Slot)
PRIPRSNT# = 0 (Primary Slot)	2 x8 (Devs 1 & 3 Enabled)	1 x16 (Dev 1 Enabled)
PRIPRSNT# = 0 (Primary Slot)	1 x8 in Secondary (Dev 3 Enabled)	No PCI Express cards in slots

The PRSNT2# connector signals (and corresponding straps) are pulled low when a PCI Express card is present in the slot. When the slot is empty, the PRSNT2# connector signals (and corresponding straps) are pulled high.



#### 9.3.4.1 Dual PCI Express Indication

Secondary Slot (PCIE1) PRSNT2# is connected to DPEN# to indicate whether a PCI Express card is present in the secondary slot and therefore Dual PCI Express operation is desired. DPEN#=0 means PCI Express card is present in secondary slot.

When the DPEN# strap is pulled low by a PCI Express card in the secondary slot, the Device 3 Enable configuration bit = 1 (enabled) out of reset. When the DPEN# strap is not pulled low, the Device 3 Enable configuration bit = 0 (disabled) out of reset.

When the Device 3 enable = 0 (disabled), the clock to the send  $2^{nd}$  PCI Express port will be gated.

#### 9.3.4.2 Primary Slot Device Present Indication

Primary Slot (PCIE0) PRSNT2# is connected to PRIPRSNT# to indicate whether a PCI Express card is present in the primary slot. PRIPRSNTB=0 means PCI Express card is present in primary slot.

### 9.3.5 Peer-to-Peer

No peer-to-peer reads are required nor supported.

Peer-to-peer writes are supported from DMI to both PCIE0 and PCIE1. This is via the "central" peer path that existed in past products. This central peer path is also capable of PCIE0 and PCIE1 writes to DMI (non-POR feature) and as a backup option for PCIE0 to PCIE1 performance peer writes.


Peer-to-peer writes are supported in both directions between PCIE0 and PCIE1 via the new "performance" peer path. 36 bit addressing is supported on the performance peer path. Relaxed ordering must be disabled when using the performance peer path.

The MCH has an in/out dependency when peer traffic is involved. This is a violation of the PCI 2.3 spec. To prevent potential lockup in the system the MCH requires that the devices attached to the root ports involved be PCI 2.3 compliant (so the devices are known to not have this in/out dependency).

Peer-to-peer writes through the performance peer path ignore the D state of both of the MCH PCI Express ports. Software that follows the PCI Power Management specification should not allow for such upstream/peer cycles to occur, but if they do they will flow through the MCH as if in the D0 state. Peer-to-peer writes through the central peer path would be an unsupported request on the primary side of a PCI Express port virtual bridge if in a non-D0 state.

If the performance peer path is enabled and a write occurs to that range (appropriate device defined memory and prefetchable memory ranges) then the central peer path state (enabled/disabled) is a don't care. If the performance peer path is disabled and a write occurs to that range then the central peer path state controls whether that write will be completed to the intended device (enabled) or the write becomes unsupported (disabled).





#### Figure 9-4. Dual PCI Express Microarchitecture


### 9.3.6 Peer-to-Peer Latency

Initial simulations indicate that the best case lead off latency is  $\sim$ 180 ns, with typical latencies ranging from 250 ns to greater than 600 ns. This time is measured from when an upstream write starts on the external pins until the start of the downstream write is seen on the external pins.



# 9.3.7 PCI Express Error Flow







# 9.3.8 PCI Express Interrupt and GPE Flow

Each PCI Express port individually sends a single Assert/Deassert message to DMI for legacy interrupts, MSIs, and GPEs. The XT PCI and GPE interrupts need to be routed and connected to the DMI block. The only PCI legacy interrupt sent by the new Device 3 from internally generated sources is INTA, just like all other MCH internal devices. The Device 1 and Device 3 bridge devices can pass along INTA-INTD from the PCI Express link to DMI.

# 9.4 Power Management

Power Management features include:

- ACPI 1.0b support
- ACPI S0, S4, S5, C0, and C1 states
- Enhanced power management state transitions for increasing time CPU spends in low power states
- PCI Express Link States: L0, L0s, L1, L2/L3 Ready, L3

# 9.5 Clocking

The MCH has PLLs to providing the internal clocks. The PLLs are:

- Host PLL Generates the main core clocks in the host clock domain. This PLL can also be used to generate memory core clocks. It uses the Host clock (HCLK) as a reference.
- Memory PLL Can be used to generate memory core clocks, when not generated by the Host PLL. This PLL is not needed in all configurations, but exists to provide more flexible frequency combinations without an unreasonable VCO frequency. It uses the Host clock (HCLK) as a reference.
- PCI Express PLL Generates all PCI Express related clocks, including the Direct Media Interface that connects to the ICH7. This PLL uses the 100 MHz (GCLK) as a reference.

For system clock diagram, please refer to the latest *Intel® 3000 and 3010 Chipset Platform Design Guide*.

§



# **10** Electrical Characteristics

This chapter contains the MCH absolute maximum electrical ratings, power dissipation values, and DC characteristics.

# 10.1 Absolute Minimum and Maximum Ratings

*Warning:* Table 10-1 specifies the MCH's absolute maximum and minimum ratings. Within functional operation limits, functionality and long-term reliability can be expected.

When used outside of functional operation condition limits, but within absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. If a device is returned to conditions within functional operation limits after having been subjected to conditions outside these limits, but within the absolute maximum and minimum ratings, the device may be functional; however its lifespan degradation depends on exposure to conditions exceeding the functional operation condition limits.

At conditions exceeding absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. Moreover, if a device is subjected to these conditions for any length of time then, when returned to conditions within the functional operating condition limits, it will either not function, or its reliability will be severely degraded.

Although the MCH contains protective circuitry to resist damage from static electric discharge, precautions should always be taken to avoid high static voltages or electric fields.

Symbol	Parameter	Min	Мах	Unit	Notes
T <sub>storage</sub>	Storage Temperature	-55	150	°C	1
MCH Core					
VCC	1.5 V Core Supply Voltage with respect to VSS	-0.3	1.65	V	
Host Interface (53	33 MHz/800 MHz/1066 MHz)				
VTT	1.2V System Bus Input Voltage with respect to VSS	-0.3	1.65	V	
VCCA_HPLL	1.5 V Host PLL Analog Supply Voltage with respect to VSS	-0.3	1.65	V	
DDR2 Interface (5	33 MHz/667 MHz)				
VCCSM	1.8 V DDR2 System Memory Supply Voltage with respect to VSS	-0.3	4.0	V	
VCCA_SMPLL	1.5 V System Memory PLL Analog Supply Voltage with respect to VSS	-0.3	1.65	V	
PCI Express*/DM	Interface				
VCC_EXP	1.5 V PCI Express and DMI Supply Voltage with respect to VSS	-0.3	1.65	V	
VCCA_EXPPLL	1.5 V PCI Express PLL Analog Supply Voltage with respect to VSS	-0.3	1.65	V	
VCCA_3GBG	2.5 V PCI Express Band-gap Supply Voltage with respect to VSS	-0.3	2.65	V	
CMOS Interface		-		•	•
VCC2	2.5 V CMOS Supply Voltage with respect to VSS	-0.3	2.65	V	

#### Table 10-1. Absolute Maximum Ratings

Note:

. Possible damage to the MCH may occur if the MCH temperature exceeds 150 °C. Intel does not guarantee functionality for parts that have exceeded temperatures above 150 °C due to spec violation.



#### **Power Characteristics** 10.2

#### Table 10-2. Non Memory Power Characteristics

Symbol	Parameter	Signal Names	Min	Тур	Мах	Unit	Notes
I <sub>VTT</sub>	1.2V System Bus Supply Current	VTT			0.9	А	1,4,5
I <sub>VCC</sub>	1.5 V Core Supply Current	VCC			8.9	А	2,3,4,5
I <sub>VCC_EXP</sub>	1.5 V PCI Express and DMI Supply Current	VCC_EXP			1.5	A	5
I <sub>VCCA_3GBG</sub>	2.5 V PCI Express Band-gap Supply Current	VCCA_3GBG			1.0	mA	5
I <sub>VCC2</sub>	2.5 V CMOS Supply Current	VCC2			2.0	mA	5
I <sub>VCCA_EXPPLL</sub>	1.5 V PCI Express and DMI PLL Analog Supply Current	VCCA_EXPPLL			45	mA	5
I <sub>VCCA_HPLL</sub>	1.5 V Host PLL Supply Current	VCCA_HPLL			45	mA	5

#### Notes:

1.

2. 3.

4.

Estimate is only for max current coming through chipset's supply balls. Rail includes DLL's and FSB sense amps. Includes worst case leakage. Calculated for highest frequencies. I<sub>cc</sub> max values are determined on a per-interface basis. Max currents cannot occur simultaneously on all interfaces. 5.

#### Table 10-3. DDR2 Power Characteristics

Symbol	Parameter	Min	Мах	Unit	Notes
IVCCSM	DDR2 System Memory Interface (1.8 V) Supply Current		4.4	A	1, 2, 3
I <sub>SUS_VCCSM</sub>	DDR2 System Memory Interface (1.8 V) <i>Standby</i> Supply Current		25	mA	1
ISMVREF	DDR2 System Memory Interface Reference Voltage (0.90 V) Supply Current		2	mA	1
I <sub>SUS_SMVREF</sub>	DDR2 System Memory Interface Reference Voltage (0.90 V) Standby Supply Current		10	μA	1
I <sub>TTRC</sub>	DDR2 System Memory Interface Resistor Compensation Voltage (1.8 V) Supply Current		36	mA	1
I <sub>SUS_TTRC</sub>	DDR2 System Memory Interface Resistor Compensation Voltage (1.8 V) <i>Standby</i> Supply Current		10	μA	1
IVCCA_SMPLL	System Memory PLL Analog (1.5 V) Supply Current		66	mA	1

Notes:

1.

Estimate is only for max current coming through chipset's supply balls Calculated for highest frequencies I<sub>cc</sub> max values are determined on a per-interface basis. Max currents cannot occur simultaneously on all interfaces. 2. 3.



# 10.3 Signal Groups

The signal description includes the type of buffer used for the particular signal:

GTL+	Open Drain GTL+ interface signal. Refer to the GTL+ I/O Specification for complete details. The MCH integrates most GTL+ termination resistors.
DDR2	DDR2 System memory (1.8 V CMOS buffers)
PCI Express	PCI Express interface signals. These signals are compatible with PCI Express 1.0a signaling environment AC Specifications. The buffers are <b>not</b> 3.3 V tolerant.
Analog	Analog signal interface
Ref	Voltage reference signal
HVCMOS	2.5 V Tolerant High Voltage CMOS buffers
SSTL-1.8	1.8 V Tolerant Stub Series Termination Logic

## Table 10-4. Signal Groups (Sheet 1 of 2)

Signal Group	Signal Type	Signals	Notes
Host Interface Sig	gnal Groups	· · · · · ·	
(a)	GTL+ Input/Outputs	HADS#, HBNR#, HBREQO#, HDBSY#, HDRDY#, HDINV[3:0]#, HA[35:3]#, HADSTB[1:0]#, HD[63:0], HDSTBP[3:0]#, HDSTBN[3:0]#, HHIT#, HHITM#, HREQ[4:0]#, HLOCK#	
(b)	GTL+ Common Clock Outputs	HBPRI#, HCPURST#, HDEFER#, HTRDY#, HRS[2:0]#, HEDRDY#	
(c)	Asynchronous GTL+ Input	HPCREQ#	
(d)	Analog Host I/F Ref & Comp. Signals	HDVREF, HACCVREF, HSWING HRCOMP, HSCOMP	
(c1)	Misc. CMOS Inputs	BSEL[2:0], PM_BMBUSY#	
PCI Express Inter	face Signal Groups		
(e)	PCI Express Input	Intel® 3000 Chipset: EXP_RXON[7:0], EXP_RXOP[7:0] Intel® 3010 Chipset: EXP_RXON[7:0], EXP_RXOP[7:0], EXP_RX1N[7:0], EXP_RX1P[7:0]	
(f)	PCI Express Output	Intel® 3000 Chipset: EXP_TX0N[7:0], EXP_TX0P[7:0] Intel® 3010 Chipset: EXP_TX0N[7:0], EXP_TX0P[7:0], EXP_TX1N[7:0], EXP_TX1P[7:0]	
(g)	Analog PCI Express I/F Compensation Signals	EXP_COMPO EXP_COMPI	
(g1)	PCI Express Present Strap (Intel® 3010 Chipset only)	PRIPRSNT#, DPEN#	



# Table 10-4. Signal Groups (Sheet 2 of 2)

Signal Group	Signal Type	Signals	Notes
DDR2 Interface S	Signal Groups		
(h)	SSTL – 1.8 DDR2 CMOS I/O	SDQ_A[63:0], SDQ_B[63:0], SDQS_A[8:0], SDQS_A[8:0]#, SDQS_B[8:0], SDQS_B[8:0]#, SCB_A[7:0], SCB_B[7:0]	
(i)	SSTL – 1.8 DDR2 CMOS Output	SDM_A[7:0], SDM_B[7:0], SMA_A[13:0], SMA_B[13:0] SBS_A[2:0], SBS_B[2:0] SRAS_A#, SRAS_B#, SCAS_A#, SCAS_B#, SWE_A#, SWE_B#, SODT_A[3:0], SODT_B[3:0], SCKE_A[3:0], SCKE_B[3:0], SCS_A[3:0]#, SCS_B[3:0]#, SCLK_A[5:0], SCLK_A[5:0]#, SCLK_B[5:0], SCLK_B[5:0]#	
(j)	DDR2 Reference Voltage	SMVREF[1:0]	
Clocks, Reset, an	d Miscellaneous Signal Groups		
(k)	HVCMOS Input	EXTTS#	
(I)	Miscellaneous Inputs	RSTIN#, PWROK	
(m)	Miscellaneous HVCMOS Output	ICH_SYNC#	
(n)	Low Voltage Diff. Clock Input	HCLKN, HCLKP, GCLKP, GCLKN	
I/O Buffer Suppl	y Voltages		
(0)	System Bus Input Supply Voltage	VTT	
(p)	1.5 V PCI Express Supply Voltage	VCC_EXP	
(q)	1.8 V DDR2 Supply Voltage	VCCSM	
(r)	1.5 V DDR2 PLL Analog Supply Voltage	VCC_SMPLL	
(s)	1.5 V MCH Core Supply Voltage	vcc	
(t)	2.5 V CMOS Supply Voltage	VCC2	
(u)	PLL Analog Supply Voltages	VCCA_HPLL, VCCA_EXPPLL	
(w)	2.5V PCI Express Band-gap Supply Voltage	VCCA_3GBG	

Notes

4

11

Rtt<sub>min</sub> = 54 Ω

V<sub>OL</sub><Vp ad<

Vtt

#### 10.4 **DC Characteristics**

#### Signal Symbol Unit Parameter Min Nom Max Group I/O Buffer Supply Voltage (AC Noise not included) VCCSM DDR2 I/O Supply Voltage 1.9 v (q) 1.7 1.8 VCCA\_SMPLL (r) DDR2 I/O PLL Analog Supply 1.425 1.5 1.575 V Voltage VCC EXP (p) PCI Express Supply Voltage 1.425 1.5 1.575 v VTT v (0) System Bus Input Supply Voltage 0.9975 1.2 1.26 vcc MCH Core Supply Voltage 1.575 V (s) 1.425 1.5 VCC2 (t) CMOS Supply Voltage 2.375 2.5 2.625 v VCCA\_HPLL, VCCA\_EXPPLL Various PLLs' Analog Supply (u) 1.425 1.5 1.575 v Voltages VCCA\_3GBG PCI Express Band-gap Supply (w) 2.375 2.5 2.625 V Voltages **Reference Voltages** HVREF Host Address, Data, and Common 0.63 x VTT 0.63 x VTT V (d) 0.63 x VTT Clock Signal Reference Voltage -2% +2%HSWING Host Compensation Reference 0.22 x VTT v (d) 0.22 x VTT 0.22 x VTT Voltage -2% +2% SMVREF (j) DDR2 Reference Voltage 0.49 x VCCSM 0.50 x VCCSM 0.51 x V VCCSM Host Interface Host GTL+ Input Low Voltage (0.63 x VTT)-V V<sub>IL H</sub> (a, c, c1) -0.10 0 0.1 VTT +0.1 V<sub>IH\_H</sub> (a, c, c1) Host GTL+ Input High Voltage (0.63 x VTT V VTT)+0.1 (a, b) Host GTL+ Output Low Voltage (0.22 x V V<sub>OL\_H</sub> VTT)+0.1 Host GTL+ Output High Voltage VTT V<sub>OH\_H</sub> (a, b) VTT - 0.1 V VTT<sub>max</sub> \* (1-0.22) / (a, b) Host GTL+ Output Low Current mΑ I<sub>OL\_H</sub> Rtt<sub>min</sub> (a, c, c1) Host GTL+ Input Leakage Current 20 μΑ ILEAK\_H C<sub>PAD</sub> Host GTL+ Input Capacitance (a, c, c1) 2 2.5 рF C<sub>PCKG</sub> (a, c, c1) Host GTL+ Input Capacitance 0.90 2.5 рF (common clock) DDR2 Interface DDR2 Input Low Voltage (h) SMVREF -V<sub>IL(DC)</sub> V 0.125 V<sub>IH(DC)</sub> (h) DDR2 Input High Voltage SMVREF + V 0.125 (h) DDR2 Input Low Voltage SMVREF -V<sub>IL(AC)</sub> V 0.250

SMVREF +

0.250

1.5

#### Table 10-5. DC Characteristics (Sheet 1 of 2)

DDR2 Input High Voltage

DDR2 Output Low Voltage

DDR2 Output High Voltage

(h)

(h, i)

(h, i)

V<sub>IH(AC)</sub>

V<sub>OL</sub>

V<sub>OH</sub>

1

1

V

V

v

0.3



#### Table 10-5. DC Characteristics (Sheet 2 of 2)

Symbol	Signal Group	Parameter	Min	Nom	Мах	Unit	Notes
I <sub>Leak</sub>	(h)	Input Leakage Current			±20	μA	5
I <sub>Leak</sub>	(h)	Input Leakage Current			±550	μΑ	6
C <sub>1/0</sub>	(h, i)	DDR2 Input/Output Pin Capacitance	3.0		6.0	pF	
1.5V PCI Expres	ss Interface	1.0a	• • • •			•	•
V <sub>TX-DIFF P-P</sub>	(f)	Differential Peak to Peak Output Voltage	0.800		1.2	V	2
V <sub>TX_CM-ACp</sub>	(f)	AC Peak Common Mode Output Voltage			20	mV	
Z <sub>TX-DIFF-DC</sub>	(f)	DC Differential TX Impedance	80	100	120	Ω	
V <sub>RX-DIFF p-p</sub>	(e)	Differential Peak to Peak Input Voltage	0.175		1.2	V	3
V <sub>RX_CM-ACp</sub>	(e)	AC Peak Common Mode Input Voltage			150	mV	
Clocks, Reset, a	nd Miscella	neous Signals			•		
V <sub>IL</sub>	(k)	Input Low Voltage			0.8	V	
V <sub>IH</sub>	(k)	Input High Voltage	2.0			V	
I <sub>LEAK</sub>	(k)	Input Leakage Current			±20	μΑ	
C <sub>IN</sub>	(k)	Input Capacitance	3.0		6.0	pF	
V <sub>IL</sub>	(n)	Input Low Voltage	-0.150	0		V	
V <sub>IH</sub>	(n)	Input High Voltage	0.660	0.700	0.850	V	
V <sub>CROSS(abs)</sub>	(n)	Absolute Crossing Point	0.250		0.550	V	7, 9
V <sub>CROSS(rel)</sub>	(n)	Relative Crossing Point	0.250 + 0.5 * (V <sub>Havg</sub> – 0.700)		0.550 + 0.5 * (V <sub>Havg</sub> – 0.770)	V	8, 9
V <sub>CROSS</sub>	(n)	Range of Crossing Points			0.140	V	10
CIN	(n)	Input Capacitance	1		3	pF	1
V <sub>IL</sub>	(I)	Input Low Voltage			0.8	V	
V <sub>IH</sub>	(I)	Input High Voltage	2.0			V	
I <sub>LEAK</sub>	(I)	Input Leakage Current			±100	μA	0 <vin< VCC3_ 3</vin< 
C <sub>IN</sub>	(I)	Input Capacitance	4.690		5.370	рF	1

#### Notes:

1 Determined with 2x MCH DDR2 Buffer Strength Settings into a 50  $\Omega$  to 0.5 x VCCSM test load.

2. Specified at the measurement point into a timing and voltage compliance test load as shown in Transmitter compliance eye

diagram of PCI Express specification and measured over any 250 consecutive TX Uls. Specified at the measurement point and measured over any 250 consecutive Uls. The test load shown in Receiver compliance

3. eye diagram of PCI Express spec should be used as the RX device when taking measurements.

This is the DC voltage supplied at the MCH and is inclusive of all noise up to 20 MHz. Any noise above 20MHz at the MCH 4.

Applies to the pin to VCC or VSS leakage current for the SDQ\_A[63:0], SDQ\_B[63:0], SCB\_A[7:0], and SCB\_B[7:0] signals. Applies to the pin to vCC or VSS leakage current for the SDQ\_A[63:0], SDQ\_B[63:0], SCB\_A[7:0], and SCB\_B[7:0] signals. 5. 6.

signals. Crossing Voltage is defined as the instantaneous voltage value when the rising edge is equal to the falling edge. 7.

8

 $V_{\text{Havg}}$  is the statistical average of the V<sub>H</sub> measured by the oscilloscope. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 9.

10

 $V_{CROSS}$  is defined as the total variation of all crossing voltages as defined in note 7. For all noise components 20 MHz, the sum of the DC voltage and AC noise component must be within the specified DC min/ 11. max operating range.



# 11 Ballout and Package Information

This chapter provides the ballout and package information.

# 11.1 Ballout

The following two figures diagrams the MCH ballout for platforms using DDR2 system memory, as viewed from the top side of the package. The figures are broken into a left-side view and right-side view of the package.

- *Note:* Balls that are listed as RSV are reserved. Board traces should Not be routed to these balls.
- *Note:* Some balls marked as reserved (RSV) are used in XOR testing. See Section 12 for details.
- *Note:* Some balls marked as reserved (RSV) can be used as test points. These are marked as RSV\_TPx.
- *Note:* Balls that are listed as NC are No Connects.

٦



### Figure 11-1. MCH Ballout Diagram (Top View – Left Side)

	40	40		40	00	00	07	~~	05		~~	~~		~~	~~	~~	07	~~	05	~ 4	~~	<b></b>
BC	43 NC	42 NC	41	40	39	38 SCS A1#	37	36	35 VCCSM	34	33 SBS A0	32	31 VCCSM	30	29	28 SMA_A4	27	26 VCCSM	25	24 SCKE A1	23	22 VCCSM
BB	NC	VCCSM	VSS	SRAS_B#	VSS	VCCSM	SODT_A2		SCS_A0#	VSS	VCCSM	SMA_A0	SCLK_A3	SMA_A2		VCCSM	SMA_A8	SMA_A11	SBS_A2	VCCSM	SMA_B10	SMA_B2
BA	NO	VSS	SWE_B#	SCS_B0#	SCS_A3#		SODT_A0		SWE_A#	SCS_A2#		SBS_A1	SCLK_A3#	SMA_A1			SMA_A5	SMA_A12	SCKE_A2		SBS_B0	SMA_B1
AY	VCCSM	SODT_BO	VCCSM		SODT_A3	SODT_A1	SCAS_A#			SRAS_A#	SMA_A10	SCLK_A0		SMA_A3		SMA_A6	SMA_A7		SCKE_A0	SCKE_A3	SBS_B1	
AW	1000	SCAS_B#	SODT_B2	SCS_B2#			SMA_A13		SDQS_A4#	VCCSM		SCLK_A0#	VCCSM		VCCSM		SMA_A9	VCCSM		VCCSM	SMA_B0	
AV	SODT_B1	VCCSM		SMA_B13		SDQ_A39	VSS		VSS	SDQ_A33		SDQ_A36	VCCSM		SDQS_B4#		VSS	VSS		SCB_B2	VCCSM	
AU		SODT_B3	SCS_B3#	SCS_B1#	SDQ_A35	SDQ_B45	SDQ_A34		SDQS_A4	VSS		VSS	SDQ_B39		VSS		SDQ_B37	VSS		VSS	VSS	
AT										SDM_A4		SDQ_A37	VSS		SDQS_B4		VSS	VSS		SCB_B7	VSS	
AR	VSS	SDQ_A45	SDQ_A44		VSS	SDM_B5	VSS		SDQ_B44	SDQ_A38		VSS	SDQ_B34		SDM_B4		SDQ_B32	SCLK_B3#		VSS	SDQS_B8	
AP		SDM_A5	SDQS_A5#	SDQ_A41	SDQ_A40	VSS	SDQ_B41	SDQ_B40	SDQS_B5	VSS		SDQ_A32	SDQ_B38		VSS		SDQ_B36	SCLK_B3		SCB_B6	SDQS_B8#	
AN	SDQ_A46	VSS		SDQS_A5								SDQ_B47	VSS		SDQ_B33		VSS	VSS		VSS	SCB_B5	
AM		SDQ_A43	SDQ_A42	SDQ_A47	VSS	SDQ_B46	VSS	VSS	SDQS_B5#	VSS	SDQ_B42		SDQ_B35		SCLK_B0		SCLK_B0#	SCB_B3		SCB_B0	SCB_B1	
AL	VSS	SDQ_A53	SDQ_A52		SDQ_A48	SCLK_B2	VSS	SCLK_B2#	VSS	SDQ_B53	VSS	SDQ_B52	VSS	100	VSS		VSS	VSS		VSS	VSS	
AK AJ		SCLK_A2	SCLK_A2#	SDQ_A49	SDM_B6	SCLK_B5	VSS	SCLK_B5#	VSS	SDQ_B49	VSS	SDQ_B48	SDQ_B43	VSS VSS	VSS		VCC	VCC		VCC	VCC	
AJ	SCLK A5	VSS		SCLK A5#	SDM_B6	SULK_B5	V33	JULK_B3#	100	SDQ_849	v 33	SDQ_848	SDQ_843	V33	VCC		RSV	RSV		RSV	RSV	
AG	OBERIGRO	SDQS_A6	SDQS_A6#	SDM_A6	VSS	VSS	VSS	VSS	SDQ_B54	SDQS_B6	VSS	SDQS_B6#	VSS	VCC	VSS		RSV	RSV	RSV	RSV	RSV	RSV
AF	VSS	SDQ_A55	SDQ_A54		SDQ_A50	VSS		VSS	SDQ_B60	SDQ_B51	VSS	SDQ_B50	VSS	VCC	VCC		VCC	VCC	VSS	VCC	VSS	VCC
AE		SDQ_A60	SDQ_A61	SDQ_A51													VCC	VCC	VCC	VSS	VCC	VSS
AD	SDQ_A57	VSS		SDQ_A56	SDQS_B7#	VSS	SDM_B7	SDQS_B7	VSS	SDQ_B57	VSS	SDQ_B55	VSS	VSS	VCC		VCC	VCC	VSS	VCC	VSS	VCC
AC		SDQS_A7	SDQS_A7#	SDM_A7	VSS	VSS	VSS	VSS	SDQ_B63	SDQ_B62	VSS	SDQ_B56	VSS	VCC	VCC		VCC	VCC	VCC	VSS	VCC	VSS
AB	VSS	SDQ_A63	SDQ_A62														VCC	VCC	VSS	VCC	VSS	VCC
AA		HA33#	HBREQ0#	SDQ_A59	SDQ_A58	HA35#	HA29#	VSS	HA32#	HA34#	VSS	SDQ_B59	VSS	VSS	VCC		VCC	VCC	VCC	VSS	VCC	VSS
Y	HRS1#	VSS		HEDRDY#	VSS	HA28#	VSS	HA27#	VSS	HA31#	VSS	SDQ_B58	VSS	VCC	VSS		VCC	VCC	VSS	VCC	VSS	VCC
W		HADS#	ннітм#	HTRDY#													VCC	VSS	VCC	VSS	VCC	VSS
V	VSS	HA25#	HDRDY#		VSS			VSS	HADSTB1#	VSS		HA30#	-		VCC		VCC	VCC	VSS	VCC	VCC	VCC
U		HDBSY#	HHIT#	HLOCK#	HBNR#	VSS	HA19#	VSS	HA26#	HA23#	VSS	HA24#	VSS	VCC	VSS		VCC	VCC	VCC	VCC	VCC	VCC
T R	HRS2#	VSS		HRS0#	VCC	11404#	VCC	11440#	HA20#	VCC	11440#	11447#	VCC	VCC	VCC		DOV	100		100	1000	
P		HD2#	HD0#	HDEFER#	V 3 3	HA21#	VSS	TA10#	HA20#	V22	HATU#	HA17#	VSS	VSS VSS	vss NC		RSV RSV	VCC VSS		VCC VSS	VCC VSS	
N	VSS	HA14#	HD4#	HEETER	VSS	HA16#	HA15#	VSS	HA9#	HA12#	VSS	HA11#	VSS	v33	VSS		VSS	VSS		VSS		
M		HD3#	HD7#	HD5#		HA13#	VSS	HADSTBOR	VSS	HA8#	HD33#		HCLKP		HCLKN		HD35#	HDSTBN2#		400 HD41#	VTT	
L	HDSTBN0#	VSS		HD6#								HD30#	VSS		VSS		HD40#	VSS		VSS	VTT	
Κ		HD8#	HDSTBP0#	HDINV0#	VSS	HA4#	VSS	HREQ2#	HA6#	VSS		VSS	HD34#		HD36#		VSS	HD43#		HD46#	VTT	
J	VSS	HA5#	HD10#		HA3#	VSS	HA7#		HD18#	HD27#		HD25#	HD31#		VSS		HDS TB P2#	HD42#		VSS	VTT	
Н										HD23#		VSS	HD32#		HD38#		VSS	VSS		HD45#	VTT	
G		HD11#	HD13#	HD12#	HD9#	VSS	HREQ3#		VSS	HDSTBN1#		VSS	VSS		VSS		VSS	HD44#		VSS	VTT	
F	HD15#	VSS		HD14#		HPCREQ#	HD16#		HDSTBP1#	VSS			HD37#		HD39#		VTT	VSS		HD47#	VTT	
E		HREQ4#	HREQ0#	HD50#			HD17#		VSS	HDSTBP3#		VSS	HD48#		HDINV2#		VTT	VTT		VTT	VTT	
D	VSS	HBPR⊯	HREQ1#		HD19#	HD53#	HD51#			HD56#	HD54#	HD61#		HD63#		HACCVREF	HDVREF		VTT	VTT	VTT	
C	NO	NC		VSS	HD52#	Ver	HD24#		HD55#	HD57#	105	HD60#	HD59#	HCPUR ST#		105	HSCOMP		VTT		VTT	
B A		NC NC	INC	HD22#	HD21#		HDSTBN3#		HD26#	HD28#	VSS	HDINV3#	HD58#	HD62#		VSS	HSWING		VTT		VSS	
	RSV	42	41	vss 40	39	HDINV1#	37	36	VSS 35	34	HD49#	32	vss 31	30	29	HRCOMP	27	VTT 26	25	VTT 24	23	VCCA, HPLL
		14	r I	10	55	50	57	00	00	57	00	52	01	00	20	20	-1	20	20	-7	20	

21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	SMA_B6		VCCSM		VCCSM			VCCSM		SDQS_A2#		VSS			SCLK_A4#		VSS		NC	NC	В
MA_B3	VCCSM	VSS	SMA_B11	SBS_B2	VCCSM		VSS	SDQ_A18	SDQ_A23	VSS	SDQ_A16	SDQ_A11		SDQ_A15	VSS	SDQS_A1	SDQS_A1#	NC	NC	NC	E
MA_B4		SMA_B7	SMA_B12	SCKE_B1			SCKE_B3	SDQ_A19	SDQS_A2		SDQ_A17	SDQ_A10		SDQ_A14		SCLK_A1	VSS	SDQ_A9	NC		В
MA_B5	SMA_B8	SMA_B9		SCKE_B2	SCKE_B0		VCCSM		SDQ_A22	SDM_A2	SDQ_A21			SCLK_A4	SCLK_A1#	SDM_A1		SDQ_A13	SDQ_A8	VSS	A
/SS	VCCSM		VCCSM	VCCSM		VCCSM		VSS	VSS		SDQ_A20	VSS		SDQ_B18			SDQ_A2	SDQ_A3	SDQ_A12		A
/SS	SCB_A7		SDQS_A8#	VSS		SDQ_A30		SDM_A3	SDQ_B30		VSS	SDM_B3		SDQ_B29	SDQ_B23		SDQ_A6		VSS	SDQ_A7	A
/SS	VSS		SDQS_A8	VSS		VSS		VSS	VSS		SDQ_B25	VSS		SDQ_B19	vss	SDM_A0	SDQ_A1	SDQS_A0	SDQS_A0#		Α
/SS	SCB_A6		VSS	VSS		SDQS_A3		SDQ_A25	VSS		SDQ_B24										Α
CB_A2	VSS		SCB_A1	SDQ_A27		VSS		SDQ_B27	SDQS_B3#		SDQ.S_B3	SDQ_B28		SDQS_B2#	SDQS_B2	VSS		SDQ_A5	SDQ_A0	VSS	Α
CB_A3	VSS		SCB_A0	SDQ_A26		SDQS_A3#		SDQ_A29	VSS		VSS	SDQ_B22	SDM_B2	VSS	SDQ_B17	VSS	SDQ_B7	SDQ_B3	SDQ_A4		Α
/SS	VSS		VSS	VSS		VSS		VSS	SDQ_B26								VSS		VSS	SDQ_B2	A
CB_B4	SCB_A5		SCB_A4	SDQ_A31		SDQ_A28		SDQ_A24		SDQ_B31	SDQ_B16	VSS	SDQ_B21	VSS	SDQ_B20	SDM_B0	SDQ_B6	SDQS_B0#	SDQS_B0		А
/SS	VSS		VSS	RSV_TP[3]		RSV_TP[1]		VSS	SDQ_B11	VSS	SDQ_B10	SDQ_B14	VSS	SDQ_B15	vss	VSS		SDQ_B1	SDQ_B5	VSS	A
/CC	VCC		VSS	RSV_TP[2]		RSV_TP[0]	VSS										VSS	SDQ_B4	SDQ_B0		Α
RSV	VCC		VSS	VSS		VSS	VSS	VSS	SDQ_B13	SCLK_B1#	VSS	SCLK_B1	VSS	SCLK_B4	SCLK_B4#	VSS		_	_		A
																	VSS		VSS	SMVREF0	A
sv	VCC	VCC	VSS	VSS		VSS	VSS	VSS	VSS	SDQ_B9	VSS	SDM_B1	SDQS B1#	VSS	SDQS B1	VSS	VSS	SMVREF1	SRCOMP1	GINNEL	A
'SS	VCC	VSS	VCC	VCC		VCC		VSS		SDQ_B12	VSS	SDQ_B8	VSS	vss	VSS	VSS	100	SOCOMPO	VSS	SRCOMP0	ļ
'CC	VSS	VCC		VCC									100	100	100	100	VSS	RSTIN#	SOCOMP1	SRCOMPO	Á
'SS	VCC	VSS		VCC		VCC	VSS	VSS	VSS	VSS	VSS	VSS	1/99	VSS	1/99	VSS	VSS	KS IIN#	VSS	PWROK	Á
00 /CC	vss	VCC		VCC		VCC		VSS		EXP_COMPI	VSS	DML_RXP3		VSS	VSS	VSS		VSS	VSS	PWROK	Â
'SS	VCC	VSS	VCC	VCC		100	100	100			100		DMI_RXN3	100	100	100	DMI_TXN3		VSS		
00 /CC	VSS	VCC				VCC	VCC_EXP	VCC EXP	VCC EXP	VSS	DMI_RXN1	DML_RXP1	Vee			Vee				DM_TXN1	Á
'SS	VCC	VCC	VCC	VCC		VCC		VCC_EXP	VCC_EXP	VSS	VCC_EXP	VCC_EXP	VSS	DMI_TXP2	DMI_TXN2	VSS	DMI_RXP2	VSS			
00 /CC	VSS	VCC	VCC	VCC		100				100			VSS	VCC_EXP	VCC_EXP	VSS	DMI_RXN2	VSS	VSS	DM_TXN0	١
00 /CC	VCC	VCC		VCC		VCC	VCC EXP	VCC EXP	VCC EXP	VSS			Vee			VCC	EXP_TX1NP†		DM_TXP0	VCC	
00 100	vcc	VCC		VCC		VCC	VCC_EXP	VCC_EXP	VCC_EXP	VSS	EXP_RX1N7†	EXP_RX1P7†	VSS	DMI_RXN0	DMI_RXP0	VSS			EXP_TX1ND†	VSS	
	VCC	VCC	100	VCC		VCC	100_270	100_22	100_224	133	100_2.1	100_2.5	VSS	VCC_EXP	VCC_EXP	VSS	EXP_TX1N6†	VSS			
'CC	VCC		VCC	VCC		VCC EXP	VCC EXP	VCC_EXP	VSS			VSS			100	1/00	EXP_TX1P5†		VSS	EXP_RXIN6	
'SS	VSS		VCC	VCC		VCC_EXP	VCC_EXP	VCC_EAP	v 33	EXP_RX1P4†	EXP_RX1N4†	v 33	EXP_RXIPS†	EXP_RXINS†	VSS	VSS		1/00			
33 N_TP[6]	VSS		VCC	VCC		VCC_EXP	VCC_EAP	VCC EXP	VCC EXP	VCC EXP	VCC EXP	VCC EXP				1/00	EXP_TX1NH†	VSS	EXP_RXIP6†	1/00	
	V33					VCC_EXP		VCC_EXP	VOC_EXP				VCC_EXP	VCC_EXP	VCC_EXP	VSS		EXP_TXIP4t	EXP_TX1N3†	VSS	
	BSEL2		VCC	VCC		VCC_EXP		VCC_EXP	Vee	VSS	VSS	VSS	VSS	EXP_RX1N2†	EXP_RX1P2†	VSS	EXP_TX1N2†	VSS			
			VCC	VCC		VCC_EXP			VSS		VCC			Vac	Vec	VICE	EXP_TX1P2†	VICE	VSS	EXP_RXIN3	
	VSS			VCC				VSS			VSS		EXP_RX1N1†	VSS			EXP_TX1N1†	VSS	EXP_RXIP3†		
	ALLZTEST			VCC		VCC_EXP		EXP_RX0P2				EXP_RX0P4		VSS	EXP_RX0N7	VSS		EXP_TXIP1†	VSS	EXP_TX1N0†	
SEL1	XOR TEST			VCC		VCC_EXP		EXP_RX0N2	VSS		EXP_RX0N4										
'SS	VSS			VCC		VCC_EXP		VSS	EXP_RX0P0		VSS	VSS		VSS	EXP_RX0P7		EXP_TX0N7	VSS			(
-	DPEN#			VCC		VCC_EXP		VCC_EXP	EXP_RX0N0		EXP_RX0N3	EXP_RX0N6		EXP_RXDP5	VSS		EXP_TX0P7		VSS	EXP_RXIN0†	
	VSS		VCC	VCC_EXP		VCC_EXP		VCC_EXP	VSS		EXP_RX0P3	VSS		VSS			VSS	VSS			
/SS	VSS	PM_BMBUSY#		VCC_EXP	VCC_EXP		EXP_TX0P0		EXP_TX0P2	EXP_TX0N2	VSS			EXP_TX0P5	EXP_TX0N6	VSS		EXP_RX0N6	VSS		
CA, SMPLL		PRIPRSNT#	VCC_EXP	VCC_EXP			VSS	EXP_TX0N0	VSS		EXP_TX0P3	EXP_TX0N3		VSS		VSS			NC		(
'SS	VCCA_EXPPLL	VCC2	VCC_EXP	VCC_EXP	GCLKN		GCLKP	EXP_TX0P1	EXP_TX0NI	VSS	EXP_RX0N1	VSS		EXP_TX0N4	VSS	EXP_TX0N6	VSS	NC	NC		
	VCCA_3GBG		VCC_EXP		VCC_EXP			VSS		EXP_RX0P1		EXP_TX0P4			EXP_TX0P6		VSS				
21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

# Figure 11-2. MCH Ballout Diagram (Top View – Right Side)



# 11.2 MCH Ballout Table

The following tables list the MCH signal names and ball numbers. The table is sorted by signal name (A-Z).

*Note:* Throughout this chapter and the next, the symbol "†" indicates a signal that is Reserved on the Intel® 3000 chipset but is used by Intel® 3010 chipset.

#### Table 11-1. MCH Ballout Table – Sorted by Signal Name

Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
J20	ALLZTEST	J9	EXP_RX0P4	A6	EXP_TX0P6
F21	BSELO	F7	EXP_RX0P5	F4	EXP_TX0P7
H21	BSEL1	C4	EXP_RX0P6	J1	EXP_TX1N0 <sup>†</sup>
L20	BSEL2	G6	EXP_RX0P7	К4	EXP_TX1N1 <sup>†</sup>
V7	DMI_RXN0	F1	EXP_RX1N0 <sup>†</sup>	M4	EXP_TX1N2 <sup>†</sup>
AA10	 DMI_RXN1	К8	EXP_RX1N1 <sup>†</sup>	N2	EXP_TX1N3†
Y4	 DMI_RXN2	M7	EXP_RX1N2 <sup>†</sup>	P4	EXP_TX1N4†
AC8	DMI_RXN3	L1	EXP_RX1N3 <sup>†</sup>	U4	EXP_TX1N5 <sup>†</sup>
V6	DMI_RXP0	R10	EXP_RX1N4†	V2	EXP_TX1N6†
AA9	DMI_RXP1	R7	EXP_RX1N5†	W4	EXP_TX1N7†
AA4	DMI_RXP2	T1	EXP_RX1N6†	G2	EXP_TX1P0†
AC9	DMI_RXP3	V10	EXP_RX1N7†	J3	EXP_TX1P1†
Y1	DMI_TXN0	E2	EXP_RX1P0 <sup>†</sup>	L4	EXP_TX1P2†
AB1	DMI_TXN1	К9	EXP_RX1P1†	M2	EXP_TX1P3†
AA6	DMI_TXN2	M6	EXP_RX1P2 <sup>†</sup>	N3	EXP_TX1P4†
AC4	DMI_TXN3	K2	EXP_RX1P3†	T4	EXP_TX1P5†
W2	DMI_TXP0	R11	EXP_RX1P4†	U2	EXP_TX1P6†
AA2	DMI_TXP1	R8	EXP_RX1P5†	V3	EXP_TX1P7 <sup>†</sup>
AA7	DMI_TXP2	P2	EXP_RX1P6†	M20	EXTTS#
AB3	DMI_TXP3	V9	EXP_RX1P7 <sup>†</sup>	B16	GCLKN
F20	DPEN#†	K21	EXP_SLR	B14	GCLKP
AC11	EXP_COMPI	C13	EXP_TXON0	R33	HA10#
AC12	EXP_COMPO	B12	EXP_TXON1	N32	HA11#
F12	EXP_RX0N0	D11	EXP_TX0N2	N34	HA12#
B10	EXP_RXON1	C9	EXP_TXON3	M38	HA13#
H13	EXP_RX0N2	B7	EXP_TX0N4	N42	HA14#
F10	EXP_RXON3	D6	EXP_TX0N5	N37	HA15#
H10	EXP_RX0N4	B5	EXP_TX0N6	N38	HA16#
F9	EXP_RX0N5	G4	EXP_TX0N7	R32	HA17#
D3	EXP_RX0N6	D14	EXP_TX0P0	R36	HA18#
J6	EXP_RX0N7	B13	EXP_TX0P1	U37	HA19#
G12	EXP_RX0P0	D12	EXP_TX0P2	R35	HA20#
A11	EXP_RX0P1	C10	EXP_TX0P3	R38	HA21#
J13	EXP_RX0P2	A9	EXP_TX0P4	V33	HA22#
E10	EXP_RX0P3	D7	EXP_TX0P5	U34	HA23#



Ball	Signal Name	Ball	Signal Name	Ball
U32	HA24#	B39	HD21#	C32
V42	HA25#	B39 B40	HD22#	D32
U35	HA26#	H34	HD23#	B30
Y36	HA20#	C37	HD23#	D30
Y38	HA28# HA29#	J32	HD25#	M41
AA37	HA29# HA3#	B35	HD26# HD27#	K42
J39		J34		G39
V32 Y34	HA30#	B34	HD28#	U42
AA35	HA31# HA32#	F32 M42	HD29# HD3#	P40 K40
AA35 AA42				
	HA33#	L32	HD30#	A38
AA34 AA38	HA34# HA35#	J31 H31	HD31# HD32#	E29 B32
K38	HA4#	M33	HD33# HD34#	V41
J42 K35	HA5# HA6#	K31		L43
		M27	HD35#	G34
J37	HA7#	K29	HD36#	M26
M34	HA8#	F31	HD37#	B37
N35	HA9#	H29	HD38#	K41
D28	HACCVREF	F29	HD39#	F35
W42	HADS#	N41	HD4#	J27
M36	HADSTB0#	L27	HD40#	E34
V35	HADSTB1#	M24	HD41#	D27
U39	HBNR#	J26	HD42#	Y40
D42	HBPRI#	K26	HD43#	U41
AA41	HBREQ0#	G26	HD44#	W41
M29 M31	HCLKN	H24 K24	HD45#	U40 F38
	HCLKP		HD46#	
C30	HCPURST# HD0#	F24	HD47#	A28
P41 M39	HD0#	E31 A33	HD48# HD49#	E41 D41
		M40		
J41 G42	HD10# HD11#	E40	HD5#	K36 G37
G42 G40	HD11#	D37	HD50#	E42
			HD51#	T40
G41 F40	HD13# HD14#	C39 D38	HD52# HD53#	Y43
F40 F43	HD14#	D38	HD54#	T43
F43		C35	HD55#	
	HD16#			C27
E37	HD17#	D34	HD56#	B27 W40
J35	HD18#	C34	HD57#	
D39	HD19#	B31	HD58#	N23
P42	HD2#	C31	HD59#	A42
C41	HD20#	L40	HD6#	B2

<b></b>	Γ				
Ball	Signal Name				
C32	HD60#				
D32	HD61#				
B30	HD62#				
D30	HD63#				
M41	HD7#				
K42	HD8#				
G39	HD9#				
U42	HDBSY#				
P40	HDEFER#				
K40	HDINV0#				
A38	HDINV1#				
E29	HDINV2#				
B32	HDINV3#				
V41	HDRDY#				
L43	HDSTBN0#				
G34	HDSTBN1#				
M26	HDSTBN2#				
B37	HDSTBN3#				
K41	HDSTBP0#				
F35	HDSTBP1#				
J27	HDSTBP2#				
E34	HDSTBP3# HDVREF				
D27					
Y40	HEDRDY#				
U41	HHIT#				
W41	HHITM#				
U40	HLOCK#				
F38	HPCREQ#				
A28	HRCOMP				
E41	HREQ0#				
D41	HREQ1#				
K36	HREQ2#				
G37	HREQ3#				
E42	HREQ4#				
T40	HRS0#				
Y43	HRS1#				
T43	HRS2#				
C27	HSCOMP				
B27	HSWING				
W40	HTRDY#				
N23	ICH_SYNC#				
A42	 NC				
B2	NC				



· · · · · ·		<u> </u>			
Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
B3	NC	BA32	SBS_A1	AM29	SCLK_B0
B41	NC	BB25	SBS_A2	AM27	SCLK_B0#
B42	NC	BA23	SBS_B0	AJ9	SCLK_B1
B43	NC	AY23	SBS_B1	AJ11	SCLK_B1#
BA2	NC	BB17	SBS_B2	AL38	SCLK_B2
BB1	NC	AY37	SCAS_A#	AL36	SCLK_B2#
BB2	NC	AW42	SCAS_B#	AP26	SCLK_B3
BB3	NC	AP18	SCB_A0	AR26	SCLK_B3#
BB43	NC	AR18	SCB_A1	AJ7	SCLK_B4
BC1	NC	AR21	SCB_A2	AJ6	SCLK_B4#
BC2	NC	AP21	SCB_A3	AJ38	SCLK_B5
BC42	NC	AM18	SCB_A4	AJ36	SCLK_B5#
BC43	NC	AM20	SCB_A5	BB35	SCS_A0#
C2	NC	AT20	SCB_A6	BC38	SCS_A1#
C42	NC	AV20	SCB_A7	BA34	SCS_A2#
P29	NC	AM24	SCB_BO	BA39	SCS_A3#
C19	PRIPRSNT#†	AM23	SCB_B1	BA40	SCS_B0#
AD1	PWROK	AV24	SCB_B2	AU40	SCS_B1#
AE3	RSTIN#	AM26	SCB_B3	AW40	SCS_B2#
A43	RSV	AM21	SCB_B4	AU41	SCS_B3#
AG21	RSV	AN23	SCB_B5	AU5	SDM_A0
AG22	RSV	AP24	SCB_B6	AY5	SDM_A1
AG23	RSV	AT24	SCB_B7	AY11	SDM_A2
AG24	RSV	AY25	SCKE_A0	AV13	SDM_A3
AG25	RSV	BC24	SCKE_A1	AT34	SDM_A4
AG26	RSV	BA25	SCKE_A2	AP42	SDM_A5
AG27	RSV	AY24	SCKE_A3	AG40	SDM_A6
AJ21	RSV	AY16	SCKE_B0	AC40	SDM_A7
AJ23	RSV	BA17	SCKE_B1	AM5	SDM_B0
AJ24	RSV	AY17	SCKE_B2	AG9	SDM_B1
AJ26	RSV	BA14	SCKE_B3	AP8	SDM_B2
AJ27	RSV	AY32	SCLK_A0	AV9	SDM_B3
D19	PM_BMBUSY#	AW32	SCLK_A0#	AR29	SDM_B4
P27	RSV	BA5	SCLK_A1	AR38	SDM_B5
R27	RSV	AY6	SCLK_A1#	AJ39	SDM_B6
V31	RSV	AK42	SCLK_A2	AD37	SDM_B7
AK15	RSV_TP0	AK41	SCLK_A2#	AR2	SDQ_A0
AL15	RSV_TP1	BB31	SCLK_A3	AU4	SDQ_A1
AK17	RSV_TP2	BA31	SCLK_A3#	BA9	SDQ_A10
AL17	RSV_TP3	AY7	SCLK_A4	BB9	SDQ_A11
L21	RSV_TP4	BC6	SCLK_A4#	AW2	SDQ_A12
N21	RSV_TP6	AH43	SCLK_A5	AY3	SDQ_A13
BC33	SBS_A0	AH40	SCLK_A5#	BA7	SDQ_A14



		_
Ball	Signal Name	Ba
BB7	SDQ_A15	AF4
BB10	SDQ_A16	AF4
BA10	SDQ_A17	AD
BB13	SDQ_A18	AD
BA13	SDQ_A19	AA
AW4	SDQ_A2	AA
AW10	SDQ_A20	AV
AY10	SDQ_A21	AE
AY12	SDQ_A22	AE
BB12	SDQ_A23	AB
AM13	SDQ_A24	AB
AT13	SDQ_A25	AV
AP17	SDQ_A26	AY
AR17	SDQ_A27	BA
AM15	SDQ_A28	AK
AP13	SDQ_A29	AL
AW3	SDQ_A3	AL
AV15	SDQ_A30	AL
AM17	SDQ_A31	AF
AP32	SDQ_A32	AJ1
AV34	SDQ_A33	AL
AU37	SDQ_A34	AL
AU39	SDQ_A35	AM
AV32	SDQ_A36	AP
AT32	SDQ_A37	AW
AR34	SDQ_A38	AU
AV38	SDQ_A39	AN
AP2	SDQ_A4	AN
AP39	SDQ_A40	AN
AP40	SDQ_A41	AP
AM41	SDQ_A42	AV
AM42	SDQ_A43	AT
AR41	SDQ_A44	AU
AR42	SDQ_A45	AN
AN43	SDQ_A46	AR
AM40	SDQ_A47	AR
AL39	SDQ_A48	AV
AK40	SDQ_A49	AP
AR3	SDQ_A5	AV
AF39	SDQ_A50	AM
AE40	SDQ_A51	AR
AL41	SDQ_A52	AN
AL42	SDQ_A53	AR

Ball	Signal Name	Ball	Signal Name
F41	SDQ_A54	AM31	SDQ_B35
F42	SDQ_A55	AP27	SDQ_B36
D40	SDQ_A56	AU27	SDQ_B37
D43	SDQ_A57	AP31	SDQ_B38
A39	SDQ_A58	AU31	SDQ_B39
A40	SDQ_A59	AK3	SDQ_B4
AV4	SDQ_A6	AP36	SDQ_B40
E42	SDQ_A60	AP37	SDQ_B41
E41	SDQ_A61	AM33	SDQ_B42
B41	SDQ_A62	AJ31	SDQ_B43
B42	SDQ_A63	AR35	SDQ_B44
AV1	SDQ_A7	AU 38	SDQ_B45
AY2	SDQ_A8	AM38	SDQ_B46
3A3	SDQ_A9	AN32	SDQ_B47
AK2	SDQ_B0	AJ32	SDQ_B48
AL3	SDQ_B1	AJ34	SDQ_B49
L10	SDQ_B10	AL2	SDQ_B5
L12	SDQ_B11	AF32	SDQ_B50
F11	SDQ_B12	AF34	SDQ_B51
J12	SDQ_B13	AL32	SDQ_B52
AL9	SDQ_B14	AL34	SDQ_B53
AL7	SDQ_B15	AG35	SDQ_B54
M10	SDQ_B16	AD32	SDQ_B55
AP6	SDQ_B17	AC32	SDQ_B56
W7	SDQ_B18	AD34	SDQ_B57
<b>\U7</b>	SDQ_B19	Y32	SDQ_B58
AN1	SDQ_B2	AA32	SDQ_B59
M6	SDQ_B20	AM4	SDQ_B6
M8	SDQ_B21	AF35	SDQ_B60
\P9	SDQ_B22	AF37	SDQ_B61
AV6	SDQ_B23	AC34	SDQ_B62
T10	SDQ_B24	AC35	SDQ_B63
U10	SDQ_B25	AP4	SDQ_B7
N12	SDQ_B26	AF9	SDQ_B8
R13	SDQ_B27	AG11	SDQ_B9
AR9	SDQ_B28	AU3	SDQS_A0
AV7	SDQ_B29	AU2	SDQS_A0#
AP3	SDQ_B3	BB5	SDQS_A1
V12	SDQ_B30	BB4	SDQS_A1#
M11	SDQ_B31	BA12	SDQS_A2
R27	SDQ_B32	BC11	SDQS_A2#
N29	SDQ_B33	AT15	SDQS_A3
R31	SDQ_B34	AP15	SDQS_A3#



Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
AU35	SDQS_A4	BA22	SMA_B1	AB22	VCC
AW35	SDQS_A4#	BB23	SMA_B10	AB24	VCC
AN40	SDQS_A5	BB18	SMA_B11	AB26	VCC
AP41	SDQS_A5#	BA18	SMA_B12	AB27	VCC
AG42	SDQS_A6	AV40	SMA_B13	AC15	VCC
AG41	SDQS_A6#	BB22	SMA_B2	AC17	VCC
AC42	SDQS_A7	BB21	SMA_B3	AC19	VCC
AC41	SDQS_A7#	BA21	SMA_B4	AC21	VCC
AU18	SDQS_A8	AY21	SMA_B5	AC23	VCC
AV18	SDQS_A8#	BC20	SMA_B6	AC25	VCC
AM2	SDQS_B0	BA19	SMA_B7	AC26	VCC
AM3	SDQS_B0#	AY20	SMA_B8	AC27	VCC
AG6	SDQS_B1	AY19	SMA_B9	AC29	VCC
AG8	SDQS_B1#	AH1	SMVREF0	AC30	VCC
AR6	SDQS_B2	AG3	SMVREF1	AD15	VCC
AR7	SDQS_B2#	AF3	SOCOMPO	AD17	VCC
AR10	SDQS_B3	AE2	SOCOMP1	AD18	VCC
AR12	SDQS_B3#	BA37	SODT_A0	AD20	VCC
AT29	SDQS_B4	AY38	SODT_A1	AD22	VCC
AV29	SDQS_B4#	BB37	SODT_A2	AD24	VCC
AP35	SDQS_B5	AY39	SODT_A3	AD26	VCC
AM35	SDQS_B5#	AY42	SODT_B0	AD27	VCC
AG34	SDQS_B6	AV43	SODT_B1	AD29	VCC
AG32	SDQS_B6#	AW41	SODT_B2	AE17	VCC
AD36	SDQS_B7	AU42	SODT_B3	AE19	VCC
AD39	SDQS_B7#	AY34	SRAS_A#	AE21	VCC
AR23	SDQS_B8	BB40	SRAS_B#	AE23	VCC
AP23	SDQS_B8#	AF1	SRCOMP0	AE25	VCC
BB32	SMA_A0	AG2	SRCOMP1	AE26	VCC
BA30	SMA_A1	BA35	SWE_A#	AE27	VCC
AY33	SMA_A10	BA41	SWE_B#	AF15	VCC
BB26	SMA_A11	AA15	VCC	AF17	VCC
BA26	SMA_A12	AA17	VCC	AF18	VCC
AW37	SMA_A13	AA19	VCC	AF20	VCC
BB30	SMA_A2	AA21	VCC	AF22	VCC
AY30	SMA_A3	AA23	VCC	AF24	VCC
BC28	SMA_A4	AA25	VCC	AF26	VCC
BA27	SMA_A5	AA26	VCC	AF27	VCC
AY28	SMA_A6	AA27	VCC	AF29	VCC
AY27	SMA_A7	AA29	VCC	AF30	VCC
BB27	SMA_A8	AB17	VCC	AG19	VCC
AW27	SMA_A9	AB18	VCC	AG20	VCC
AW23	SMA_B0	AB20	VCC	AG30	VCC



Ball	Signal Name	Ball	Signal Nam
AJ20	VCC	U25	VCC
AJ29	VCC	U26	VCC
AK20	VCC	U27	VCC
AK21	VCC	U30	VCC
AK23	VCC	V15	VCC
AK24	VCC	V17	VCC
AK26	VCC	V18	VCC
AK27	VCC	V19	VCC
E18	VCC	V20	VCC
F17	VCC	V21	VCC
F18	VCC	V22	VCC
G17	VCC	V23	VCC
G18	VCC	V24	VCC
H17	VCC	V26	VCC
H18	VCC	V27	VCC
J17	VCC	V29	VCC
J18	VCC	W17	VCC
K17	VCC	W18	VCC
K18	VCC	W19	VCC
L17	VCC	W21	VCC
L18	VCC	W23	VCC
M17	VCC	W25	VCC
M18	VCC	W27	VCC
N17	VCC	Y15	VCC
N18	VCC	Y17	VCC
P17	VCC	Y18	VCC
P18	VCC	Y19	VCC
R17	VCC	Y20	VCC
R18	VCC	Y22	VCC
R20	VCC	Y24	VCC
R21	VCC	Y26	VCC
R23	VCC	Y27	VCC
R24	VCC	Y30	VCC
R26	VCC	B19	VCC2
U15	VCC	A16	VCC_EXP
U17	VCC	A18	VCC_EXP
U18	VCC	AA12	VCC_EXP
U19	VCC	AA13	VCC_EXP
U20	VCC	AA14	VCC_EXP
U21	VCC	B17	VCC_EXP
U22	VCC	B18	VCC_EXP
U23	VCC	C17	VCC_EXP
U24	VCC	C18	VCC_EXP

me	Ball	Signal Name
	D16	VCC_EXP
	D17	VCC_EXP
	E13	VCC_EXP
	E15	VCC EXP
	E17	VCC_EXP
	F13	VCC_EXP
	F15	VCC_EXP
	G15	VCC_EXP
	H15	VCC_EXP
	J15	VCC_EXP
	K15	VCC_EXP
	L13	VCC_EXP
	L15	VCC_EXP
	M13	VCC_EXP
	M15	VCC_EXP
	N10	VCC_EXP
	N11	VCC_EXP
	N12	VCC_EXP
	N13	VCC_EXP
	N15	VCC_EXP
	N6	VCC_EXP
	N7	VCC_EXP
	N8	VCC_EXP
	N9	VCC_EXP
	P14	VCC_EXP
	P15	VCC_EXP
	R13	VCC_EXP
	R14	VCC_EXP
	R15	VCC_EXP
	U10	VCC_EXP
	U12	VCC_EXP
	U13	VCC_EXP
	U14	VCC_EXP
	U6	VCC_EXP
<b>b</b>	U7	VCC_EXP
<b>b</b>	U9	VCC_EXP
>	V12	VCC_EXP
<b>b</b>	V13	VCC_EXP
)	V14	VCC_EXP
)	Y10	VCC_EXP
)	Y12	VCC_EXP
)	Y13	VCC_EXP
)	Y14	VCC_EXP



Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
Y6	VCC_EXP	AA18	VSS	AD23	VSS
Y7	VCC_EXP	AA20	VSS	AD25	VSS
Y9	VCC_EXP	AA22	VSS	AD30	VSS
A20	VCCA_3GBG	AA24	VSS	AD31	VSS
B20	VCCA_EXPPLL	AA3	VSS	AD33	VSS
A22	VCCA_HPLL	AA30	VSS	AD35	VSS
C21	VCCA_SMPLL	AA31	VSS	AD38	VSS
AV23	VCCSM	AA33	VSS	AD4	VSS
AV31	VCCSM	AA36	VSS	AD42	VSS
AV42	VCCSM	AA5	VSS	AD5	VSS
AW15	VCCSM	AA8	VSS	AD6	VSS
AW17	VCCSM	AB19	VSS	AD7	VSS
AW18	VCCSM	AB2	VSS	AD8	VSS
AW20	VCCSM	AB21	VSS	AD9	VSS
AW24	VCCSM	AB23	VSS	AE18	VSS
AW26	VCCSM	AB25	VSS	AE20	VSS
AW29	VCCSM	AB43	VSS	AE22	VSS
AW31	VCCSM	AC10	VSS	AE24	VSS
AW34	VCCSM	AC13	VSS	AE4	VSS
AY14	VCCSM	AC14	VSS	AF10	VSS
AY41	VCCSM	AC18	VSS	AF12	VSS
AY43	VCCSM	AC2	VSS	AF13	VSS
BB16	VCCSM	AC20	VSS	AF14	VSS
BB20	VCCSM	AC22	VSS	AF19	VSS
BB24	VCCSM	AC24	VSS	AF2	VSS
BB28	VCCSM	AC3	VSS	AF21	VSS
BB33	VCCSM	AC31	VSS	AF23	VSS
BB38	VCCSM	AC33	VSS	AF25	VSS
BB42	VCCSM	AC36	VSS	AF31	VSS
BC13	VCCSM	AC37	VSS	AF33	VSS
BC16	VCCSM	AC38	VSS	AF36	VSS
BC18	VCCSM	AC39	VSS	AF38	VSS
BC22	VCCSM	AC5	VSS	AF43	VSS
BC26	VCCSM	AC6	VSS	AF5	VSS
BC31	VCCSM	AC7	VSS	AF6	VSS
BC35	VCCSM	AD10	VSS	AF7	VSS
BC40	VCCSM	AD11	VSS	AF8	VSS
A13	VSS	AD12	VSS	AG10	VSS
A31	VSS	AD13	VSS	AG12	VSS
A35	VSS	AD14	VSS	AG13	VSS
A4	VSS	AD19	VSS	AG14	VSS
A40	VSS	AD2	VSS	AG15	VSS
AA11	VSS	AD21	VSS	AG17	VSS



		, <u> </u>			
Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
AG18	VSS	AL33	VSS	AT12	VSS
AG29	VSS	AL35	VSS	AT17	VSS
AG31	VSS	AL37	VSS	AT18	VSS
AG33	VSS	AL43	VSS	AT21	VSS
AG36	VSS	AL5	VSS	AT23	VSS
AG37	VSS	AL6	VSS	AT26	VSS
AG38	VSS	AL8	VSS	AT27	VSS
AG39	VSS	AM34	VSS	AT31	VSS
AG4	VSS	AM36	VSS	AU12	VSS
AG5	VSS	AM37	VSS	AU13	VSS
AG7	VSS	AM39	VSS	AU15	VSS
AH2	VSS	AM7	VSS	AU17	VSS
AH4	VSS	AM9	VSS	AU20	VSS
AH42	VSS	AN13	VSS	AU21	VSS
AJ10	VSS	AN15	VSS	AU23	VSS
AJ13	VSS	AN17	VSS	AU24	VSS
AJ14	VSS	AN18	VSS	AU26	VSS
AJ15	VSS	AN2	VSS	AU29	VSS
AJ17	VSS	AN20	VSS	AU32	VSS
AJ18	VSS	AN21	VSS	AU34	VSS
AJ30	VSS	AN24	VSS	AU6	VSS
AJ33	VSS	AN26	VSS	AU9	VSS
AJ35	VSS	AN27	VSS	AV10	VSS
AJ37	VSS	AN31	VSS	AV17	VSS
AJ5	VSS	AN4	VSS	AV2	VSS
AJ8	VSS	AN42	VSS	AV21	VSS
AK14	VSS	AP10	VSS	AV26	VSS
AK18	VSS	AP12	VSS	AV27	VSS
AK29	VSS	AP20	VSS	AV35	VSS
AK30	VSS	AP29	VSS	AV37	VSS
AK4	VSS	AP34	VSS	AW12	VSS
AL1	VSS	AP38	VSS	AW13	VSS
AL11	VSS	AP5	VSS	AW21	VSS
AL13	VSS	AP7	VSS	AW9	VSS
AL18	VSS	AR1	VSS	AY1	VSS
AL20	VSS	AR15	VSS	B11	VSS
AL21	VSS	AR20	VSS	B21	VSS
AL23	VSS	AR24	VSS	B22	VSS
AL24	VSS	AR32	VSS	B23	VSS
AL26	VSS	AR37	VSS	B28	VSS
AL27	VSS	AR39	VSS	B33	VSS
AL29	VSS	AR43	VSS	B38	VSS
AL31	VSS	AR5	VSS	B4	VSS



Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
B6	VSS	G20	VSS	L26	VSS
B9	VSS	G21	VSS	L29	VSS
BA4	VSS	G24	VSS	L31	VSS
BA42	VSS	G27	VSS	L42	VSS
BB11	VSS	G29	VSS	M10	VSS
BB14	VSS	G3	VSS	M11	VSS
BB19	VSS	G31	VSS	M21	VSS
BB34	VSS	G32	VSS	M3	VSS
BB39	VSS	G35	VSS	M35	VSS
BB41	VSS	G38	VSS	M37	VSS
BB6	VSS	G5	VSS	M5	VSS
BC4	VSS	G7	VSS	M8	VSS
BC9	VSS	G9	VSS	M9	VSS
C12	VSS	H12	VSS	N1	VSS
C14	VSS	H26	VSS	N20	VSS
C22	VSS	H27	VSS	N24	VSS
C3	VSS	H32	VSS	N26	VSS
C40	VSS	J10	VSS	N27	VSS
C5	VSS	J12	VSS	N29	VSS
C7	VSS	J2	VSS	N31	VSS
D1	VSS	J21	VSS	N33	VSS
D10	VSS	J24	VSS	N36	VSS
D2	VSS	J29	VSS	N39	VSS
D20	VSS	J38	VSS	N43	VSS
D21	VSS	J43	VSS	N5	VSS
D43	VSS	J5	VSS	P20	VSS
D5	VSS	J7	VSS	P21	VSS
E12	VSS	K10	VSS	P23	VSS
E20	VSS	K12	VSS	P24	VSS
E21	VSS	K13	VSS	P26	VSS
E3	VSS	K20	VSS	P3	VSS
E32	VSS	K27	VSS	P30	VSS
E35	VSS	K3	VSS	R12	VSS
E4	VSS	K32	VSS	R29	VSS
E7	VSS	K34	VSS	R30	VSS
E9	VSS	K37	VSS	R31	VSS
F2	VSS	K39	VSS	R34	VSS
F26	VSS	K5	VSS	R37	VSS
F34	VSS	K6	VSS	R39	VSS
F42	VSS	K7	VSS	R5	VSS
F6	VSS	L12	VSS	R6	VSS
G10	VSS	L2	VSS	R9	VSS
G13	VSS	L24	VSS	T2	VSS



Signal Name VTT XORTEST

Ball	Signal Name	Ball	Signal Name	Ball	
T42	VSS	W20	VSS	B25	
U11	VSS	W22	VSS	B26	
U29	VSS	W24	VSS	C23	
U3	VSS	W26	VSS	C25	
U31	VSS	W3	VSS	C26	
U33	VSS	Y11	VSS	D23	
U36	VSS	Y2	VSS	D24	
U38	VSS	Y21	VSS	D25	
U5	VSS	Y23	VSS	E23	
U8	VSS	Y25	VSS	E24	
V1	VSS	Y29	VSS	E26	
V11	VSS	Y31	VSS	E27	
V25	VSS	Y33	VSS	F23	
V30	VSS	Y35	VSS	F27	
V34	VSS	Y37	VSS	G23	
V36	VSS	Y39	VSS	H23	
V37	VSS	Y42	VSS	J23	
V38	VSS	Y5	VSS	K23	
V39	VSS	Y8	VSS	L23	
V43	VSS	A24	VTT	M23	
V5	VSS	A26	VTT	H20	
V8	VSS	B24	VTT		



# Table 11-2. MCH Ballout Table – Sorted by Ball Name

Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
A11	EXP_RX0P1	AA32	SDQ_B59	AC18	VSS
A13	VSS	AA33	VSS	AC19	VCC
A16	VCC_EXP	AA34	HA34#	AC2	VSS
A18	VCC_EXP	AA35	HA32#	AC20	VSS
A20	VCCA_3GBG	AA36	VSS	AC21	VCC
A22	VCCA_HPLL	AA37	HA29#	AC22	VSS
A24	VTT	AA38	HA35#	AC23	VCC
A26	VTT	AA39	SDQ_A58	AC24	VSS
A28	HRCOMP	AA4	DMI_RXP2	AC25	VCC
A31	VSS	AA40	SDQ_A59	AC26	VCC
A33	HD49#	AA41	HBREQ0#	AC27	VCC
A35	VSS	AA42	HA33#	AC29	VCC
A38	HDINV1#	AA5	VSS	AC3	VSS
A4	VSS	AA6	DMI_TXN2	AC30	VCC
A40	VSS	AA7	DMI_TXP2	AC31	VSS
A42	NC	AA8	VSS	AC32	SDQ_B56
A43	RSV	AA9	DMI_RXP1	AC33	VSS
A6	EXP_TX0P6	AB1	DMI_TXN1	AC34	SDQ_B62
A9	EXP_TX0P4	AB17	VCC	AC35	SDQ_B63
AA10	DMI_RXN1	AB18	VCC	AC36	VSS
AA11	VSS	AB19	VSS	AC37	VSS
AA12	VCC_EXP	AB2	VSS	AC38	VSS
AA13	VCC_EXP	AB20	VCC	AC39	VSS
AA14	VCC_EXP	AB21	VSS	AC4	DMI_TXN3
AA15	VCC	AB22	VCC	AC40	SDM_A7
AA17	VCC	AB23	VSS	AC41	SDQS_A7#
AA18	VSS	AB24	VCC	AC42	SDQS_A7
AA19	VCC	AB25	VSS	AC5	VSS
AA2	DMI_TXP1	AB26	VCC	AC6	VSS
AA20	VSS	AB27	VCC	AC7	VSS
AA21	VCC	AB3	DMI_TXP3	AC8	DMI_RXN3
AA22	VSS	AB41	SDQ_A62	AC9	DMI_RXP3
AA23	VCC	AB42	SDQ_A63	AD1	PWROK
AA24	VSS	AB43	VSS	AD10	VSS
AA25	VCC	AC10	VSS	AD11	VSS
AA26	VCC	AC11	EXP_COMPI	AD12	VSS
AA27	VCC	AC12	EXP_COMPO	AD13	VSS
AA29	VCC	AC13	VSS	AD14	VSS
AA3	VSS	AC14	VSS	AD15	VCC
AA30	VSS	AC15	VCC	AD17	VCC
AA31	VSS	AC17	VCC	AD18	VCC



Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
AD19	VSS	AE4	VSS	AG10	VSS
AD2	VSS	AE40	SDQ_A51	AG11	SDQ_B9
AD20	VCC	AE41	SDQ_A61	AG12	VSS
AD21	VSS	AE42	SDQ_A60	AG13	VSS
AD22	VCC	AF1	SRCOMP0	AG14	VSS
AD23	VSS	AF10	VSS	AG15	VSS
AD24	VCC	AF11	SDQ_B12	AG17	VSS
AD25	VSS	AF12	VSS	AG18	VSS
AD26	VCC	AF13	VSS	AG19	VCC
AD27	VCC	AF14	VSS	AG2	SRCOMP1
AD29	VCC	AF15	VCC	AG20	VCC
AD30	VSS	AF17	VCC	AG21	RSV
AD31	VSS	AF18	VCC	AG22	RSV
AD32	SDQ_B55	AF19	VSS	AG23	RSV
AD33	VSS	AF2	VSS	AG24	RSV
AD34	SDQ_B57	AF20	VCC	AG25	RSV
AD35	VSS	AF21	VSS	AG26	RSV
AD36	SDQS_B7	AF22	VCC	AG27	RSV
AD37	SDM_B7	AF23	VSS	AG29	VSS
AD38	VSS	AF24	VCC	AG3	SMVREF1
AD39	SDQS_B7#	AF25	VSS	AG30	VCC
AD4	VSS	AF26	VCC	AG31	VSS
AD40	SDQ_A56	AF27	VCC	AG32	SDQS_B6#
AD42	VSS	AF29	VCC	AG33	VSS
AD43	SDQ_A57	AF3	SOCOMP0	AG34	SDQS_B6
AD5	VSS	AF 30	VCC	AG35	SDQ_B54
AD6	VSS	AF31	VSS	AG36	VSS
AD7	VSS	AF32	SDQ_B50	AG37	VSS
AD8	VSS	AF33	VSS	AG38	VSS
AD9	VSS	AF34	SDQ_B51	AG39	VSS
AE17	VCC	AF35	SDQ_B60	AG4	VSS
AE18	VSS	AF36	VSS	AG40	SDM_A6
AE19	VCC	AF37	SDQ_B61	AG41	SDQS_A6#
AE2	SOCOMP1	AF38	VSS	AG42	SDQS_A6
AE20	VSS	AF39	SDQ_A50	AG5	VSS
AE21	VCC	AF41	SDQ_A54	AG6	SDQS_B1
AE22	VSS	AF42	SDQ_A55	AG7	VSS
AE23	VCC	AF43	VSS	AG8	SDQS_B1#
AE24	VSS	AF5	VSS	AG9	SDM_B1
AE25	VCC	AF6	VSS	AH1	SMVREF0
AE26	VCC	AF7	VSS	AH2	VSS
AE27	VCC	AF8	VSS	AH4	VSS
AE3	RSTIN#	AF9	SDQ_B8	AH40	SCLK_A5#



Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
AH42	VSS	AK29	VSS	AM13	SDQ_A24
AH43	SCLK_A5	AK3	SDQ_B4	AM15	SDQ_A28
AJ10	VSS	AK30	VSS	AM17	SDQ_A31
AJ11	SCLK_B1#	AK4	VSS	AM18	SCB_A4
AJ12	SDQ_B13	AK40	SDQ_A49	AM2	SDQS_B0
AJ13	VSS	AK41	SCLK_A2#	AM20	SCB_A5
AJ14	VSS	AK42	SCLK_A2	AM21	SCB_B4
AJ15	VSS	AL1	VSS	AM23	SCB_B1
AJ17	VSS	AL10	SDQ_B10	AM24	SCB_B0
AJ18	VSS	AL11	VSS	AM26	SCB_B3
AJ20	VCC	AL12	SDQ_B11	AM27	SCLK_B0#
AJ21	RSV	AL13	VSS	AM29	SCLK_B0
AJ23	RSV	AL15	RSV_TP1	AM3	SDQS_B0#
AJ24	RSV	AL17	RSV_TP3	AM31	SDQ_B35
AJ26	RSV	AL18	VSS	AM33	SDQ_B42
AJ27	RSV	AL2	SDQ_B5	AM34	VSS
AJ29	VCC	AL20	VSS	AM35	SDQS_B5#
AJ30	VSS	AL21	VSS	AM36	VSS
AJ31	SDQ_B43	AL23	VSS	AM37	VSS
AJ32	SDQ_B48	AL24	VSS	AM38	SDQ_B46
AJ33	VSS	AL26	VSS	AM39	VSS
AJ34	SDQ_B49	AL27	VSS	AM4	SDQ_B6
AJ35	VSS	AL29	VSS	AM40	SDQ_A47
AJ36	SCLK_B5#	AL3	SDQ_B1	AM41	SDQ_A42
AJ37	VSS	AL31	VSS	AM42	SDQ_A43
AJ38	SCLK_B5	AL32	SDQ_B52	AM5	SDM_B0
AJ39	SDM_B6	AL33	VSS	AM6	SDQ_B20
AJ5	VSS	AL34	SDQ_B53	AM7	VSS
AJ6	SCLK_B4#	AL35	VSS	AM8	SDQ_B21
AJ7	SCLK_B4	AL36	SCLK_B2#	AM9	VSS
AJ8	VSS	AL37	VSS	AN1	SDQ_B2
AJ9	SCLK_B1	AL38	SCLK_B2	AN12	SDQ_B26
AK14	VSS	AL39	SDQ_A48	AN13	VSS
AK15	RSV_TP0	AL41	SDQ_A52	AN15	VSS
AK17	RSV_TP2	AL42	SDQ_A53	AN17	VSS
AK18	VSS	AL43	VSS	AN18	VSS
AK2	SDQ_B0	AL5	VSS	AN2	VSS
AK20	VCC	AL6	VSS	AN20	VSS
AK21	VCC	AL7	SDQ_B15	AN21	VSS
AK23	VCC	AL8	VSS	AN23	SCB_B5
AK24	VCC	AL9	SDQ_B14	AN24	VSS
AK26	VCC	AM10	SDQ_B16	AN26	VSS
AK27	VCC	AM11	SDQ_B31	AN27	VSS



Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
AN29	SDQ_B33	AR15	VSS	AU12	VSS
AN31	VSS	AR17	SDQ_A27	AU13	VSS
AN32	SDQ_B47	AR18	SCB_A1	AU15	VSS
AN4	VSS	AR2	SDQ_A0	AU17	VSS
AN40	SDQS_A5	AR20	VSS	AU18	SDQS_A8
AN42	VSS	AR21	SCB_A2	AU2	SDQS_A0#
AN43	SDQ_A46	AR23	SDQS_B8	AU20	VSS
AP10	VSS	AR24	VSS	AU21	VSS
AP12	VSS	AR26	SCLK_B3#	AU23	VSS
AP13	SDQ_A29	AR27	SDQ_B32	AU24	VSS
AP15	SDQS_A3#	AR29	SDM_B4	AU26	VSS
AP17	SDQ_A26	AR3	SDQ_A5	AU27	SDQ_B37
AP18	SCB_A0	AR31	SDQ_B34	AU29	VSS
AP2	SDQ_A4	AR32	VSS	AU3	SDQS_A0
AP20	VSS	AR34	SDQ_A38	AU31	SDQ_B39
AP21	SCB_A3	AR35	SDQ_B44	AU32	VSS
AP23	SDQS_B8#	AR37	VSS	AU34	VSS
AP24	SCB_B6	AR38	SDM_B5	AU35	SDQS_A4
AP26	SCLK_B3	AR39	VSS	AU37	SDQ_A34
AP27	SDQ_B36	AR41	SDQ_A44	AU38	SDQ_B45
AP29	VSS	AR42	SDQ_A45	AU39	SDQ_A35
AP3	SDQ_B3	AR43	VSS	AU4	SDQ_A1
AP31	SDQ_B38	AR5	VSS	AU40	SCS_B1#
AP32	SDQ_A32	AR6	SDQS_B2	AU41	SCS_B3#
AP34	VSS	AR7	SDQS_B2#	AU42	SODT_B3
AP35	SDQS_B5	AR9	SDQ_B28	AU5	SDM_A0
AP36	SDQ_B40	AT10	SDQ_B24	AU6	VSS
AP37	SDQ_B41	AT12	VSS	AU7	SDQ_B19
AP38	VSS	AT13	SDQ_A25	AU9	VSS
AP39	SDQ_A40	AT15	SDQS_A3	AV1	SDQ_A7
AP4	SDQ_B7	AT17	VSS	AV10	VSS
AP40	SDQ_A41	AT18	VSS	AV12	SDQ_B30
AP41	SDQS_A5#	AT20	SCB_A6	AV13	SDM_A3
AP42	SDM_A5	AT21	VSS	AV15	SDQ_A30
AP5	VSS	AT23	VSS	AV17	VSS
AP6	SDQ_B17	AT24	SCB_B7	AV18	SDQS_A8#
AP7	VSS	AT26	VSS	AV2	VSS
AP8	SDM_B2	AT27	VSS	AV20	SCB_A7
AP9	SDQ_B22	AT29	SDQS_B4	AV21	VSS
AR1	VSS	AT31	VSS	AV23	VCCSM
AR10	SDQS_B3	AT32	SDQ_A37	AV24	SCB_B2
AR12	SDQS_B3#	AT34	SDM_A4	AV26	VSS
AR13	SDQ_B27	AU10	SDQ_B25	AV27	VSS



Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
AV29	SDQS_B4#	AY12	SDQ_A22	B26	VTT
AV31	VCCSM	AY14	VCCSM	B27	HSWING
AV32	SDQ_A36	AY16	SCKE_B0	B28	VSS
AV34	SDQ_A33	AY17	SCKE_B2	B3	NC
AV35	VSS	AY19	SMA_B9	B30	HD62#
AV37	VSS	AY2	SDQ_A8	B31	HD58#
AV38	SDQ_A39	AY20	SMA_B8	B32	HDINV3#
AV4	SDQ_A6	AY21	SMA_B5	B33	VSS
AV40	SMA_B13	AY23	SBS_B1	B34	HD28#
AV42	VCCSM	AY24	SCKE_A3	B35	HD26#
AV43	SODT_B1	AY25	SCKE_A0	B37	HDSTBN3#
AV6	SDQ_B23	AY27	SMA_A7	B38	VSS
AV7	SDQ_B29	AY28	SMA_A6	B39	HD21#
AV9	SDM_B3	AY3	SDQ_A13	B4	VSS
AW10	SDQ_A20	AY30	SMA_A3	B40	HD22#
AW12	VSS	AY32	SCLK_A0	B41	NC
AW13	VSS	AY33	SMA_A10	B42	NC
AW15	VCCSM	AY34	SRAS_A#	B43	NC
AW17	VCCSM	AY37	SCAS_A#	B5	EXP_TX0N6
AW18	VCCSM	AY38	SODT_A1	B6	VSS
AW2	SDQ_A12	AY39	SODT_A3	B7	EXP_TX0N4
AW20	VCCSM	AY41	VCCSM	B9	VSS
AW21	VSS	AY42	SODT_B0	BA10	SDQ_A17
AW23	SMA_B0	AY43	VCCSM	BA12	SDQS_A2
AW24	VCCSM	AY5	SDM_A1	BA13	SDQ_A19
AW26	VCCSM	AY6	SCLK_A1#	BA14	SCKE_B3
AW27	SMA_A9	AY7	SCLK_A4	BA17	SCKE_B1
AW29	VCCSM	B10	EXP_RX0N1	BA18	SMA_B12
AW3	SDQ_A3	B11	VSS	BA19	SMA_B7
AW31	VCCSM	B12	EXP_TX0N1	BA2	NC
AW32	SCLK_A0#	B13	EXP_TXOP1	BA21	SMA_B4
AW34	VCCSM	B14	GCLKP	BA22	SMA_B1
AW35	SDQS_A4#	B16	GCLKN	BA23	SBS_B0
AW37	SMA_A13	B17	VCC_EXP	BA25	SCKE_A2
AW4	SDQ_A2	B18	VCC_EXP	BA26	SMA_A12
AW40	SCS_B2#	B19	VCC2	BA27	SMA_A5
AW41	SODT_B2	B2	NC	BA3	SDQ_A9
AW42	SCAS_B#	B20	VCCA_EXPPLL	BA30	SMA_A1
AW7	SDQ_B18	B21	VSS	BA31	SCLK_A3#
AW9	VSS	B22	VSS	BA32	SBS_A1
AY1	VSS	B23	VSS	BA34	SCS_A2#
AY10	SDQ_A21	B24	VTT	BA35	SWE_A#
AY11	SDM_A2	B25	VTT	BA37	SODT_A0



Ball	Signal Name	Ball	Signal Name
BA39	SCS_A3#	BB5	SDQS_A1
BA4	VSS	BB6	VSS
BA40	SCS_B0#	BB7	SDQ_A15
BA41	SWE_B#	BB9	SDQ_A11
BA42	VSS	BC1	NC
BA5	SCLK_A1	BC11	SDQS_A2#
BA7	SDQ_A14	BC13	VCCSM
BA9	SDQ_A10	BC16	VCCSM
BB1	NC	BC18	VCCSM
BB10	SDQ_A16	BC2	NC
BB11	VSS	BC20	SMA_B6
BB12	SDQ_A23	BC22	VCCSM
BB13	SDQ_A18	BC24	SCKE_A1
BB14	VSS	BC26	VCCSM
BB16	VCCSM	BC28	SMA_A4
BB17	SBS_B2	BC31	VCCSM
BB18	SMA_B11	BC33	SBS_A0
BB19	VSS	BC35	VCCSM
BB2	NC	BC38	SCS_A1#
BB20	VCCSM	BC4	VSS
BB21	SMA_B3	BC40	VCCSM
BB22	SMA_B2	BC42	NC
BB23	SMA_B10	BC43	NC
BB24	VCCSM	BC6	SCLK_A4#
BB25	SBS_A2	BC9	VSS
BB26	SMA_A11	C10	EXP_TX0P3
BB27	SMA_A8	C12	VSS
BB28	VCCSM	C13	EXP_TXONO
BB3	NC	C14	VSS
BB30	SMA_A2	C17	VCC_EXP
BB31	SCLK_A3	C18	VCC_EXP
BB32	SMA_A0	C19	PRIPRSNT#†
BB33	VCCSM	C2	NC
BB34	VSS	C21	VCCA_SMPLL
BB35	SCS_A0#	C22	VSS
BB37	SODT_A2	C23	VTT
BB38	VCCSM	C25	VTT
BB39	VSS	C26	VTT
BB4	SDQS_A1#	C27	HSCOMP
BB40	SRAS_B#	C3	VSS
BB41	VSS	C30	HCPURST#
BB42	VCCSM	C31	HD59#
BB43	NC	C32	HD60#

Ball	Signal Name
C34	HD57#
C35	HD55#
C37	HD24#
C39	HD52#
C4	EXP_RX0P6
C40	VSS
C41	HD20#
C42	NC
C5	VSS
C7	VSS
C9	EXP_TX0N3
D1	VSS
D10	VSS
D11	EXP_TX0N2
D12	EXP_TX0P2
D14	EXP_TXOPO
D16	VCC_EXP
D17	VCC_EXP
D19	PM_BMBUSY#
D2	VSS
D20	VSS
D21	VSS
D23	VTT
D24	VTT
D25	VTT
D27	HDVREF
D28	HACCVREF
D3	EXP_RX0N6
D30	HD63#
D32	HD61#
D33	HD54#
D34	HD56#
D37	HD51#
D38	HD53#
D39	HD19#
D41	HREQ1#
D42	HBPRI#
D43	VSS
D5	VSS
D6	EXP_TX0N5
D7	EXP_TX0P5
E10	EXP_RX0P3
E12	VSS
·	•



Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
E13	VCC_EXP	F37	HD16#	H17	VCC
E15	VCC_EXP	F38	HPCREQ#	H18	VCC
E17	VCC_EXP	F4	EXP_TX0P7	H20	XORTEST
E18	VCC	F40	HD14#	H21	BSEL1
E2	EXP_RX1P0†	F42	VSS	H23	VTT
E20	VSS	F43	HD15#	H24	HD45#
E21	VSS	F6	VSS	H26	VSS
E23	VTT	F7	EXP_RX0P5	H27	VSS
E24	VTT	F9	EXP_RX0N5	H29	HD38#
E26	VTT	G10	VSS	H31	HD32#
E27	VTT	G12	EXP_RX0P0	H32	VSS
E29	HDINV2#	G13	VSS	H34	HD23#
E3	VSS	G15	VCC_EXP	J1	EXP_TX1N0 <sup>†</sup>
E31	HD48#	G17	VCC	J10	VSS
E32	VSS	G18	VCC	J12	VSS
E34	HDSTBP3#	G2	EXP_TX1P0†	J13	EXP_RX0P2
E35	VSS	G20	VSS	J15	VCC_EXP
E37	HD17#	G21	VSS	J17	VCC
E4	VSS	G23	VTT	J18	VCC
E40	HD50#	G24	VSS	J2	VSS
E41	HREQ0#	G26	HD44#	J20	ALLZTEST
E42	HREQ4#	G27	VSS	J21	VSS
E7	VSS	G29	VSS	J23	VTT
E9	VSS	G3	VSS	J24	VSS
F1	EXP_RX1N0 <sup>†</sup>	G31	VSS	J26	HD42#
F10	EXP_RX0N3	G32	VSS	J27	HDSTBP2#
F12	EXP_RXONO	G34	HDSTBN1#	J29	VSS
F13	VCC_EXP	G35	VSS	J3	EXP_TX1P1†
F15	VCC_EXP	G37	HREQ3#	J31	HD31#
F17	VCC	G38	VSS	J32	HD25#
F18	VCC	G39	HD9#	J34	HD27#
F2	VSS	G4	EXP_TXON7	J35	HD18#
F20	DPEN#†	G40	HD12#	J37	HA7#
F21	BSELO	G41	HD13#	J38	VSS
F23	VTT	G42	HD11#	J39	HA3#
F24	HD47#	G5	VSS	J41	HD10#
F26	VSS	G6	EXP_RX0P7	J42	HA5#
F27	VTT	G7	VSS	J43	VSS
F29	HD39#	G9	VSS	J5	VSS
F31	HD37#	H10	EXP_RXON4	J6	EXP_RXON7
F32	HD29#	H12	VSS	J7	VSS
F34	VSS	H13	EXP_RX0N2	J9	EXP_RX0P4
F35	HDSTBP1#	H15	VCC_EXP	K10	VSS



Ball	Signal Name	Ball	Signal Name
K12	VSS	L27	HD40#
K13	VSS	L29	VSS
K15	VCC_EXP	L31	VSS
K17	VCC	L32	HD30#
K18	VCC	L4	EXP_TX1P2†
K2	EXP_RX1P3 <sup>†</sup>	L40	HD6#
K20	VSS	L42	VSS
K21	EXP_SLR	L43	HDSTBN0#
K23	VTT	M10	VSS
K24	HD46#	M11	VSS
K26	HD43#	M13	VCC_EXP
K27	VSS	M15	VCC_EXP
K29	HD36#	M17	VCC
К3	VSS	M18	VCC
K31	HD34#	M2	EXP_TX1P3†
K32	VSS	M20	EXTTS#
K34	VSS	M21	VSS
K35	HA6#	M23	VTT
K36	HREQ2#	M24	HD41#
K37	VSS	M26	HDSTBN2#
K38	HA4#	M27	HD35#
K39	VSS	M29	HCLKN
K4	EXP_TX1N1†	M3	VSS
K40	HDINV0#	M31	HCLKP
K41	HDSTBP0#	M33	HD33#
K42	HD8#	M34	HA8#
K5	VSS	M35	VSS
K6	VSS	M36	HADSTB0#
К7	VSS	M37	VSS
K8	EXP_RX1N1†	M38	HA13#
К9	EXP_RX1P1†	M39	HD1#
L1	EXP_RX1N3†	M4	EXP_TX1N2†
L12	VSS	M40	HD5#
L13	VCC_EXP	M41	HD7#
L15	VCC_EXP	M42	HD3#
L17	VCC	M5	VSS
L18	VCC	M6	EXP_RX1P2†
L2	VSS	M7	EXP_RX1N2†
L20	BSEL2	M8	VSS
L21	RSV_TP4	M9	VSS
L23	VTT	N1	VSS
L24	VSS	N10	VCC_EXP
L26	VSS	N11	VCC_EXP

Ball	Signal Name
N12	VCC_EXP
N13	VCC_EXP
N15	VCC_EXP
N17	VCC
N18	VCC
N2	EXP_TX1N3 <sup>†</sup>
N20	VSS
N21	RSV_TP6
N23	ICH_SYNC#
N24	VSS
N26	VSS
N27	VSS
N29	VSS
N3	EXP_TX1P4†
N31	VSS
N32	HA11#
N33	VSS
N34	HA12#
N35	HA9#
N36	VSS
N37	HA15#
N38	HA16#
N39	VSS
N41	HD4#
N42	HA14#
N43	VSS
N5	VSS
N6	VCC_EXP
N7	VCC_EXP
N8	VCC_EXP
N9	VCC_EXP
P14	VCC_EXP
P15	VCC_EXP
P17	VCC
P18	VCC
P2	EXP_RX1P6†
P20	VSS
P21	VSS
P23	VSS
P24	VSS
P26	VSS
P27	RSV
P29	NC



Ball	Signal Name	Ball	Signal Name	Ball	Signal Name
P3	VSS	U11	VSS	V14	VCC_EXP
P30	VSS	U12	VCC_EXP	V15	VCC
P4	EXP_TX1N4†	U13	VCC_EXP	V17	VCC
P40	HDEFER#	U14	VCC_EXP	V18	VCC
P41	HD0#	U15	VCC	V19	VCC
P42	HD2#	U17	VCC	V2	EXP_TX1N6†
R10	EXP_RX1N4†	U18	VCC	V20	VCC
R11	EXP_RX1P4†	U19	VCC	V21	VCC
R12	VSS	U2	EXP_TX1P6†	V22	VCC
R13	VCC_EXP	U20	VCC	V23	VCC
R14	VCC_EXP	U21	VCC	V24	VCC
R15	VCC_EXP	U22	VCC	V25	VSS
R17	VCC	U23	VCC	V26	VCC
R18	VCC	U24	VCC	V27	VCC
R20	VCC	U25	VCC	V29	VCC
R21	VCC	U26	VCC	V3	EXP_TX1P7†
R23	VCC	U27	VCC	V30	VSS
R24	VCC	U29	VSS	V31	RSV
R26	VCC	U3	VSS	V32	HA30#
R27	RSV	U30	VCC	V33	HA22#
R29	VSS	U31	VSS	V34	VSS
R30	VSS	U32	HA24#	V35	HADSTB1#
R31	VSS	U33	VSS	V36	VSS
R32	HA17#	U34	HA23#	V37	VSS
R33	HA10#	U35	HA26#	V38	VSS
R34	VSS	U36	VSS	V39	VSS
R35	HA20#	U37	HA19#	V41	HDRDY#
R36	HA18#	U38	VSS	V42	HA25#
R37	VSS	U39	HBNR#	V43	VSS
R38	HA21#	U4	EXP_TX1N5†	V5	VSS
R39	VSS	U40	HLOCK#	V6	DMI_RXP0
R5	VSS	U41	HHIT#	V7	DMI_RXN0
R6	VSS	U42	HDBSY#	V8	VSS
R7	EXP_RX1N5†	U5	VSS	V9	EXP_RX1P7†
R8	EXP_RX1P5†	U6	VCC_EXP	W17	VCC
R9	VSS	U7	VCC_EXP	W18	VCC
T1	EXP_RX1N6†	U8	VSS	W19	VCC
T2	VSS	U9	VCC_EXP	W2	DMI_TXP0
T4	EXP_TX1P5†	V1	VSS	W20	VSS
T40	HRS0#	V10	EXP_RX1N7 <sup>†</sup>	W21	VCC
T42	VSS	V11	VSS	W22	VSS
T43	HRS2#	V12	VCC_EXP	W23	VCC
U10	VCC_EXP	V13	VCC_EXP	W24	VSS



Ball	Signal Name
W25	VCC
W26	VSS
W27	VCC
W3	VSS
W4	EXP_TX1N7†
W40	HTRDY#
W41	HHITM#
W42	HADS#
Y1	DMI_TXN0
Y10	VCC_EXP
Y11	VSS
Y12	VCC_EXP
Y13	VCC_EXP
Y14	VCC_EXP
Y15	VCC
Y17	VCC

Ball	Signal Name
Y18	VCC
Y19	VCC
Y2	VSS
Y20	VCC
Y21	VSS
Y22	VCC
Y23	VSS
Y24	VCC
Y25	VSS
Y26	VCC
Y27	VCC
Y29	VSS
Y30	VCC
Y31	VSS
Y32	SDQ_B58
Y33	VSS

Ball	Signal Name	
Y34	HA31#	
Y35	VSS	
Y36	HA27#	
Y37	VSS	
Y38	HA28#	
Y39	VSS	
Y4	DMI_RXN2	
Y40	HEDRDY#	
Y42	VSS	
Y43	HRS1#	
Y5	VSS	
Y6	VCC_EXP	
Y7	VCC_EXP	
Y8	VSS	
Y9	VCC_EXP	




# 11.3 Package

The MCH package measures 34 mm × 34 mm; it is a 34 mm squared, 6-layer flip chip ball grid array (FC-BGA) package. The 1202 balls are located in a non-grid pattern. Figure 11-3 through Figure 11-5 show the physical dimensions of the package. For further information on the package, see the *Intel® 3000 and 3010 Chipset Memory Controller Hub (MCH) Thermal/Mechanical Design Guide*.


The chipset has lead-free MCH only.

#### Figure 11-3. MCH Package Dimensions (Top View)




Note: All dimensions are in millimeters.

#### Figure 11-4. MCH Package Dimensions (Side View)









#### Note:

1.All dimensions are in millimeters.

2.All dimensions and tolerances conform to ANSI Y14.5M-1994.

§





# **12** Testability

In the MCH, testability for Automated Test Equipment (ATE) board level testing has been implemented as an XOR chain. An XOR-tree is a chain of XOR gates each with one input pin connected to it.

# 12.1 Complimentary Pins

Table 12-1 contains pins which must remain complimentary while performing XOR testing. The first and third columns contain the pin and its compliment. The second and fourth columns specify which chain the associated pins are on.

#### Table 12-1. Complimentary Pins to Drive

Complimentary Pin	XOR Chain	Complimentary Pin	XOR Chain
SDQS_A0	Not in XOR Chain	SDQS_A0#	4
SDQS_A1	Not in XOR Chain	SDQS_A1#	4
SDQS_A2	Not in XOR Chain	SDQS_A2#	4
SDQS_A3	Not in XOR Chain	SDQS_A3#	4
SDQS_A4	Not in XOR Chain	SDQS_A4#	4
SDQS_A5	Not in XOR Chain	SDQS_A5#	4
SDQS_A6	Not in XOR Chain	SDQS_A6#	4
SDQS_A7	Not in XOR Chain	SDQS_A7#	4
SDQS_A8	Not in XOR Chain	SDQS_A8#	4
SDQS_B0	Not in XOR Chain	SDQS_B0#	5
SDQS_B1	Not in XOR Chain	SDQS_B1#	5
SDQS_B2	Not in XOR Chain	SDQS_B2#	5
SDQS_B3	Not in XOR Chain	SDQS_B3#	5
SDQS_B4	Not in XOR Chain	SDQS_B4#	5
SDQS_B5	Not in XOR Chain	SDQS_B5#	5
SDQS_B6	Not in XOR Chain	SDQS_B6#	5
SDQS_B7	Not in XOR Chain	SDQS_B7#	5
SDQS_B8 Not in XOR Chain		SDQS_B8#	5


# 12.2 XOR Test Mode Initialization

XOR test mode can be entered by pulling XORTEST (H20) and PRIPRSNT# (C19) low through the deassertion of external reset (RSTIN#). It was intended that no clocks should be required to enter this test mode, however, it is recommended that customers use the following sequence.

On power up, hold PWROK, RSTIN#, and XORTEST (H20) low and start external clocks. After a few clock cycles, pull PWROK high. After ~3-4 clocks, de-assert RSTIN# (pull it high). Release XORTEST (H20) and PRIPRSNT#. No external drive. Allow the clocks to run for an additional 32 clocks. Begin testing the XOR chains. Refer to Figure 12-1.



#### Figure 12-1. XOR Test Mode Initialization Cycles



# 12.3 XOR Chain Definition

The chipset has 10 XOR chains. The XOR chain outputs are driven out on the following output pins. During fullwidth testing, XOR chain outputs will be visible on both pins.

#### Table 12-2. XOR Chain Outputs

XOR Chain	Output Pins	Coordinate Location
xor_out0	BSEL2	L20
xor_out1	ALLZTEST	J20
xor_out2	XORTEST	H20
xor_out3	PRIPRSNT#†	C19
xor_out4	EXP_SLR	K21
xor_out5	RSV_TP4	L21
xor_out6	DPEN#†	F20
xor_out7	RSV_TP6	N21
xor_out8	BSEL1	H21
xor_out9	BSELO	F21



# 12.4 XOR Chains

Table 12-3 through Table 12-12 show the XOR chains. Table 12-13 has a pin exclusion list.

*Note:* Throughout this chapter, the symbol "†" indicates a signal that is Reserved on the Intel® 3000 chipset but is used by Intel® 3010 chipset.

Table 12-3. XOR Chain #0 (Sheet 1 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
0	1	N23	ICH_SYNC#	
0	2	M20	EXTTS#	
0	3	J26	HD42#	
0	4	M24	HD41#	
0	5	F24	HD47#	
0	6	G26	HD44#	
0	7	K26	HD43#	
0	8	H24	HD45#	
0	9	M27	HD35#	
0	10	L27	HD40#	
0	11	J27	HDSTBPB2#	
0	12	M26	HDSTBNB2#	
0	13	K24	HD46#	
0	14	C30	HCPURST#	
0	15	H29	HD38#	
0	16	H31	HD32#	
0	17	K31	HD34#	
0	18	F31	HD37#	
0	19	K29	HD36#	
0	20	M33	HD33#	
0	21	E29	HDINV2#	
0	22	F29	HD39#	
0	23	B31	HD58#	
0	24	B32	HDINV3#	
0	25	C39	HD52#	
0	26	A33	HD49#	
0	27	B30	HD62#	
0	28	D32	HD61#	
0	29	C31	HD59#	
0	30	C32	HD60#	
0	31	D33	HD54#	
0	32	C34	HD57#	
0	33	E34	HDSTBPB3#	
0	34	B37	HDSTBNB3#	
0	35	D30	HD63#	
0	36	D38	HD53#	
0	37	E31	HD48#	
0	38	E40	HD50#	
0	39	D34	HD56#	
0	40	C35	HD55#	
0	41	D37	HD51#	
0	42	B34	HD28#	

Testability



Table 12-3. XOR Chain #0 (Sheet 2 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
0	43	A38	HDINV1#	
0	43			
		B39	HD21#	
0	45	F32	HD29#	
0	46	H34	HD23#	
0	47	J32	HD25#	
0	48	C37	HD24#	
0	49	E37	HD17#	
0	50	F35	HDSTBPB1#	
0	51	G34	HDSTBNB1#	
0	52	B35	HD26#	
0	53	B40	HD22#	
0	54	J31	HD31#	
0	55	D39	HD19#	
0	56	J34	HD27#	
0	57	C41	HD20#	
0	58	L32	HD30#	
0	59	J35	HD18#	
0	60	F37	HD16#	
0	61	F43	HD15#	
0	62	K41	HDSTBPB0#	
0	63	G41	HD13#	
0	64	L40	HD6#	
0	65	M39	HD1#	
0	66	D41	HREQ1#	
0	67	K38	HA4#	
0	68	J42	HA5#	
0	69	K35	HA6#	
0	70	N34	HA12#	
0	71	N37	HA15#	
0	72	P40	HDEFER#	
0	73	U42	HDBSY#	
0	74	Y40	HEDRDY#	
0	75	D42	HBRI#	
Ŭ	,5	212		



Chain	Pin Count	Ball Number	Signal Name	Comments
1	1	G42	HD11#	
1	2	K42	HD8#	
1	3	G40	HD12#	
1	4	L43	HDSTBNB0#	
1	5	G39	HD9#	
1	6	M42	HD3#	
1	7	J41	HD10#	
1	8	P41	HD0#	
1	9	P42	HD2#	
1	10	K40	HDINV0#	
1	11	M41	HD7#	
1	12	M40	HD5#	
1	13	N41	HD4#	
1	14	G37	HREQ3#	
1	15	J39	HA3#	
1	16	K36	HREQ2#	
1	17	M36	HADSTB0#	
1	18	E41	HREQ0#	
1	19	J37	HA7#	
1	20	E42	HREQ4#	
1	21	N42	HA14#	
1	22	M38	HA13#	
1	23	R33	HA10#	
1	24	M34	HA8#	
1	25	N32	HA11#	
1	26	N38	HA16#	
1	27	N35	HA9#	
1	28	F38	HPCREQ#	
1	29	T43	HRS2#	
1	30	T40	HRS0#	
1	31	U41	HHIT#	
1	32	V41	HDRDY#	
1	33	W41	HHITM#	
1	34	W42	HADS#	
1	35	U40	HLOCK#	
1	36	Y43	HRS1#	
1	37	U39	HBNR#	
1	38	W40	HTRDY#	
1	39	R32	HA17#	
1	40	R36	HA18#	
1	41	U35	HA26#	
1	42	R35	HA20#	
1	43	U34	HA23#	
1	44	U37	HA19#	
1	45	R38	HA21#	
1	46	AA41	HBREQ0#	
1	47	Y34	HA31#	
1	48	V35	HADSTB1#	

#### Table 12-4. XOR Chain #1 (Sheet 1 of 2)





# Table 12-4. XOR Chain #1 (Sheet 2 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
1	49	V33	HA22#	
1	50	U32	HA24#	
1	51	V32	HA30#	
1	52	AA37	HA29#	
1	53	Y36	HA27#	
1	54	V42	HA25#	
1	55	Y38	HA28#	
1	56	AA42	HA33#	
1	57	AA38	HA35#	
1	58	AA34	HA34#	
1	59	AA35	HA32#	
1	60	F40	HD14#	

#### Table 12-5. XOR Chain #2 (Sheet 1 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
2	1	AE42	SDQ_A60	
2	2	AD43	SDQ_A57	
2	3	AB41	SDQ_A62	
2	4	AB42	SDQ_A63	
2	5	AD40	SDQ_A56	
2	6	AE41	SDQ_A61	
2	7	AA39	SDQ_A58	
2	8	AA40	SDQ_A59	
2	9	AC40	SDM_A7	
2	10	AK40	SDQ_A49	
2	11	AL41	SDQ_A52	
2	12	AG40	SDM_A6	
2	13	AL39	SDQ_A48	
2	14	AF39	SDQ_A50	
2	15	AF42	SDQ_A55	
2	16	AF41	SDQ_A54	
2	17	AH43	SCLK_A5	
2	18	AK41	SCLK_A2#	
2	19	AN43	SDQ_A46	
2	20	AM41	SDQ_A42	
2	21	AR41	SDQ_A44	
2	22	AR42	SDQ_A45	
2	23	AP39	SDQ_A40	
2	24	AP42	SDM_A5	
2	25	AM40	SDQ_A47	
2	26	BA39	SCS_A3#	
2	27	AR34	SDQ_A38	
2	28	AP32	SDQ_A32	
2	29	AV34	SDQ_A33	
2	30	AV38	SDQ_A39	
2	31	AV32	SDQ_A36	
2	32	AT32	SDQ_A37	
2	33	AY39	SODT_A3	
2	34	BA34	SCS_A2#	



Chain	Pin Count	Ball Number	Signal Name	Comments
2	35	BB35	SCS_A0#	
2	36	BC33	SBS_A0	
2	37	AW37	SMA_A13	
2	38	BC28	SMA_A4	
2	39	AP18	SCB_A0	
2	40	AT20	SCB_A6	
2	41	AW32	SCLK_A0#	
2	42	BA26	SMA_A12	
2	43	AY25	SCKE_A0	

# Table 12-5.XOR Chain #2 (Sheet 2 of 2)

# Table 12-6. XOR Chain #3 (Sheet 1 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
3	1	AD37	SDM_B7	
3	2	AF37	SDQ_B61	
3	3	AC35	SDQ_B63	
3	4	Y32	SDQ_B58	
3	5	AD34	SDQ_B57	
3	6	AA32	SDQ_B59	
3	7	AC34	SDQ_B62	
3	8	AJ32	SDQ_B48	
3	9	AG35	SDQ_B54	
3	10	AL34	SDQ_B53	
3	11	AL32	SDQ_B52	
3	12	AJ39	SDM_B6	
3	13	AF34	SDQ_B51	
3	14	AF32	SDQ_B50	
3	15	AJ36	SCLK_B5#	
3	16	AL36	SCLK_B2#	
3	17	AL38	SCLK_B2	
3	18	AN32	SDQ_B47	
3	19	AJ31	SDQ_B43	
3	20	AM33	SDQ_B42	
3	21	AR35	SDQ_B44	
3	22	AR38	SDM_B5	
3	23	AM38	SDQ_B46	
3	24	AP36	SDQ_B40	
3	25	AP37	SDQ_B41	
3	26	BA40	SCS_B0#	
3	27	AW40	SCS_B2#	
3	28	AU41	SCS_B3#	
3	29	AW41	SODT_B2	
3	30	AP27	SDQ_B36	
3	31	AM31	SDQ_B35	
3	32	AN29	SDQ_B33	
3	33	AR27	SDQ_B32	
3	34	AV40	SMA_B13	
3	35	AP24	SCB_B6	
3	36	AM27	SCLK_B0#	

Testability



# Table 12-6. XOR Chain #3 (Sheet 2 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
3	37	BA23	SBS_B0	
3	38	BA41	SWE_B#	
3	39	AY19	SMA_B9	
3	40	BB17	SBS_B2	
3	41	BA18	SMA_B12	
3	42	BB18	SMA_B11	
3	43	BB22	SMA_B2	
3	44	BC20	SMA_B6	
3	45	AK17	RSV_TP2	

# Table 12-7.XOR Chain #4 (Sheet 1 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
4	1	AC41	SDQS_A7#	
4	2	AL42	SDQ_A53	
4	3	AE40	SDQ_A51	
4	4	AG41	SDQS_A6#	
4	5	AH40	SCLK_A5#	
4	6	AK42	SCLK_A2	
4	7	AP40	SDQ_A41	
4	8	AM42	SDQ_A43	
4	9	AP41	SDQS_A5#	
4	10	AT34	SDM_A4	
4	11	AU39	SDQ_A35	
4	12	AU37	SDQ_A34	
4	13	AW35	SDQS_A4#	
4	14	BA37	SODT_A0	
4	15	BC38	SCS_A1#	
4	16	BA32	SBS_A1	
4	17	BA30	SMA_A1	
4	18	BB32	SMA_A0	
4	19	BB31	SCLK_A3	
4	20	AY28	SMA_A6	
4	21	AY30	SMA_A3	
4	22	AV18	SDQS_A8#	
4	23	AP21	SCB_A3	
4	24	AM20	SCB_A5	
4	25	AM18	SCB_A4	
4	26	BB26	SMA_A11	
4	27	BB30	SMA_A2	
4	28	BB25	SBS_A2	
4	29	AY24	SCKE_A3	
4	30	AK15	RSV_TP0	
4	31	AP15	SDQS_A3#	
4	32	AR17	SDQ_A27	
4	33	AM13	SDQ_A24	
4	34	AM15	SDQ_A28	
4	35	BC11	SDQS_A2#	
4	36	BB12	SDQ_A23	



Chain	Pin Count	Ball Number	Signal Name	Comments
4	37	AY12	SDQ_A22	
4	38	BA10	SDQ_A17	
4	39	AY11	SDM_A2	
4	40	BC6	SCLK_A4#	
4	41	AY6	SCLK_A1#	
4	42	BB7	SDQ_A15	
4	43	AY3	SDQ_A13	
4	44	BA7	SDQ_A14	
4	45	AY5	SDM_A1	
4	46	BB4	SDQS_A1#	
4	47	AU2	SDQS_A0#	
4	48	AR2	SDQ_A0	
4	49	AV4	SDQ_A6	

# Table 12-7. XOR Chain #4 (Sheet 2 of 2)

#### Table 12-8. XOR Chain #5 (Sheet 1 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
5	1	AD39	SDQS_B7#	
5	2	AF35	SDQ_B60	
5	3	AC32	SDQ_B56	
5	4	AG32	SDQS_B6#	
5	5	AJ34	SDQ_B49	
5	6	AD32	SDQ_B55	
5	7	AJ38	SCLK_B5	
5	8	AM35	SDQS_B5#	
5	9	AU38	SDQ_B45	
5	10	AU40	SCS_B1#	
5	11	AU42	SODT_B3	
5	12	AV29	SDQS_B4#	
5	13	AU27	SDQ_B37	
5	14	AV24	SCB_B2	
5	15	AM23	SCB_B1	
5	16	AM24	SCB_B0	
5	17	AP23	SDQS_B8#	
5	18	AM29	SCLK_B0	
5	19	AP26	SCLK_B3	
5	20	BB40	SRAS_B#	
5	21	AY23	SBS_B1	
5	22	BA21	SMA_B4	
5	23	AW23	SMA_B0	
5	24	BA19	SMA_B7	
5	25	BB21	SMA_B3	
5	26	AL17	RSV_TP3	
5	27	AM11	SDQ_B31	
5	28	AT10	SDQ_B24	
5	29	AU10	SDQ_B25	
5	30	AV7	SDQ_B29	
5	31	AR12	SDQS_B3#	
5	32	BA17	SCKE_B1	

Testability



# Table 12-8. XOR Chain #5 (Sheet 2 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
5	33	BA14	SCKE_B3	
5	34	AV6	SDQ_B23	
5	35	AP9	SDQ_B22	
5	36	AP6	SDQ_B17	
5	37	AM10	SDQ_B16	
5	38	AR7	SDQS_B2#	
5	39	AJ11	SCLK_B1#	
5	40	AJ7	SCLK_B4	
5	41	AL7	SDQ_B15	
5	42	AL9	SDQ_B14	
5	43	AL12	SDQ_B11	
5	44	AG11	SDQ_B9	
5	45	AG8	SDQS_B1#	
5	46	AM3	SDQS_B0#	
5	47	AL2	SDQ_B5	
5	48	AP3	SDQ_B3	
5	49	AM4	SDQ_B6	
5	50	AK3	SDQ_B4	

#### Table 12-9. XOR Chain #6 (Sheet 1 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
6	1	BB37	SODT_A2	
6	2	AY38	SODT_A1	
6	3	AY37	SCAS_A#	
6	4	BA35	SWE_A#	
6	5	AY34	SRAS_A#	
6	6	AY33	SMA_A10	
6	7	BA31	SCLK_A3#	
6	8	AW27	SMA_A9	
6	9	BB27	SMA_A8	
6	10	AR18	SCB_A1	
6	11	AV20	SCB_A7	
6	12	AR21	SCB_A2	
6	13	BA27	SMA_A5	
6	14	AY32	SCLK_A0	
6	15	AY27	SMA_A7	
6	16	BC24	SCKE_A1	
6	17	BA25	SCKE_A2	
6	18	AL15	RSV_TP1	
6	19	AP17	SDQ_A26	
6	20	AV15	SDQ_A30	
6	21	AV13	SDM_A3	
6	22	AM17	SDQ_A31	
6	23	AT13	SDQ_A25	
6	24	AP13	SDQ_A29	
6	25	BB10	SDQ_A16	
6	26	BB13	SDQ_A18	
6	27	BA13	SDQ_A19	



Chain	Pin Count	Ball Number	Signal Name	Comments
6	28	AY10	SDQ_A21	
6	29	AW10	SDQ_A20	
6	30	AY7	SCLK_A4	
6	31	BA5	SCLK_A1	
6	32	BA9	SDQ_A10	
6	33	BB9	SDQ_A11	
6	34	BA3	SDQ_A9	
6	35	AY2	SDQ_A8	
6	36	AW2	SDQ_A12	
6	37	AU5	SDM_A0	
6	38	AR3	SDQ_A5	
6	39	AV1	SDQ_A7	
6	40	AW3	SDQ_A3	
6	41	AU4	SDQ_A1	
6	42	AP2	SDQ_A4	
6	43	AW4	SDQ_A2	

# Table 12-9. XOR Chain #6 (Sheet 2 of 2)

# Table 12-10. XOR Chain #7 (Sheet 1 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
7	1	AU31	SDQ_B39	
7	2	AR31	SDQ_B34	
7	3	AR29	SDM_B4	
7	4	AP31	SDQ_B38	
7	5	AY42	SODT_B0	
7	6	AV43	SODT_B1	
7	7	AN23	SCB_B5	
7	8	AM21	SCB_B4	
7	9	AT24	SCB_B7	
7	10	AM26	SCB_B3	
7	11	AR26	SCLK_B3#	
7	12	AW42	SCAS_B#	
7	13	BB23	SMA_B10	
7	14	BA22	SMA_B1	
7	15	AY20	SMA_B8	
7	16	AY21	SMA_B5	
7	17	AR13	SDQ_B27	
7	18	AN12	SDQ_B26	
7	19	AV12	SDQ_B30	
7	20	AV9	SDM_B3	
7	21	AR9	SDQ_B28	
7	22	AY16	SCKE_B0	
7	23	AY17	SCKE_B2	
7	24	AW7	SDQ_B18	
7	25	AU7	SDQ_B19	
7	26	AP8	SDM_B2	
7	27	AM6	SDQ_B20	
7	28	AM8	SDQ_B21	
7	29	AJ9	SCLK_B1	





# Table 12-10. XOR Chain #7 (Sheet 2 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
7	30	AJ6	SCLK_B4#	
7	31	AF9	SDQ_B8	
7	32	AL10	SDQ_B10	
7	33	AG9	SDM_B1	
7	34	AJ12	SDQ_B13	
7	35	AF11	SDQ_B12	
7	36	AM5	SDM_B0	
7	37	AL3	SDQ_B1	
7	38	AN1	SDQ_B2	
7	39	AK2	SDQ_B0	
7	40	AP4	SDQ_B7	

#### Table 12-11. XOR Chain #8 (Sheet 1 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
8	1	F12	EXP_RX0N0	
8	2	C13	EXP_TXON0	
8	3	B10	EXP_RX0N1	
8	4	B12	EXP_TX0N1	
8	5	H13	EXP_RX0N2	
8	6	D11	EXP_TX0N2	
8	7	F10	EXP_RX0N3	
8	8	C9	EXP_TXON3	
8	9	H10	EXP_RX0N4	
8	10	B7	EXP_TX0N4	
8	11	F9	EXP_RX0N5	
8	12	D6	EXP_TX0N5	
8	13	D3	EXP_RX0N6	
8	14	B5	EXP_TX0N6	
8	15	J6	EXP_RX0N7	
8	16	G4	EXP_TX0N7	
8	17	F1	EXP_RX1N0 <sup>†</sup>	
8	18	J1	EXP_TX1N0 <sup>†</sup>	
8	19	K8	EXP_RX1N1 <sup>†</sup>	
8	20	K4	EXP_TX1N1 <sup>†</sup>	
8	21	M7	EXP_RX1N2 <sup>†</sup>	
8	22	M4	EXP_TX1N2 <sup>†</sup>	
8	23	L1	EXP_RX1N3 <sup>†</sup>	
8	24	N2	EXP_TX1N3 <sup>†</sup>	
8	25	R10	EXP_RX1N4 <sup>†</sup>	
8	26	P4	EXP_TX1N4 <sup>†</sup>	
8	27	R7	EXP_RX1N5 <sup>†</sup>	
8	28	U4	EXP_TX1N5 <sup>†</sup>	
8	29	T1	EXP_RX1N6 <sup>†</sup>	
8	30	V2	EXP_TX1N6 <sup>†</sup>	
8	31	V10	EXP_RX1N7 <sup>†</sup>	
8	32	W4	EXP_TX1N7	
8	33	G12	EXP_RX0P0	
8	34	D14	EXP_TX0P0	



# Table 12-11. XOR Chain #8 (Sheet 2 of 2)

Chain	Pin Count	Ball Number	Signal Name	Comments
8	35	A11	EXP_RX0P1	
8	36	B13	EXP_TX0P1	
8	37	J13	EXP_RX0P2	
8	38	D12	EXP_TX0P2	
8	39	E10	EXP_RX0P3	
8	40	C10	EXP_TX0P3	
8	41	J9	EXP_RX0P4	
8	42	A9	EXP_TX0P4	
8	43	F7	EXP_RX0P5	
8	44	D7	EXP_TX0P5	
8	45	C4	EXP_RX0P6	
8	46	A6	EXP_TX0P6	
8	47	G6	EXP_RX0P7	
8	48	F4	EXP_TX0P7	
8	49	E2	EXP_RX1P0 <sup>†</sup>	
8	50	G2	EXP_TX1P0†	
8	51	К9	EXP_RX1P1†	
8	52	J3	EXP_TX1P1†	
8	53	M6	EXP_RX1P2†	
8	54	L4	EXP_TX1P2†	
8	55	K2	EXP_RX1P3†	
8	56	M2	EXP_TX1P3†	
8	57	R11	EXP_RX1P4†	
8	58	N3	EXP_TX1P4†	
8	59	R8	EXP_RX1P5†	
8	60	T4	EXP_TX1P5†	
8	61	P2	EXP_RX1P6†	
8	62	U2	EXP_TX1P6†	
8	63	V9	EXP_RX1P7†	
8	64	V3	EXP_TX1P7†	

Testability



#### Table 12-12. XOR Chain #9

Chain	Pin Count	Ball Number	Signal Name	Comments
9	1	V7	DMI_RXN0	
9	2	V6	DMI_RXP0	
9	3	Y1	DMI_TXN0	
9	4	W2	DMI_TXP0	
9	5	AA10	DMI_RXN1	
9	6	AA9	DMI_RXP1	
9	7	AB1	DMI_TXN1	
9	8	AA2	DMI_TXP1	
9	9	Y4	DMI_RXN2	
9	10	AA4	DMI_RXP2	
9	11	AA6	DMI_TXN2	
9	12	AA7	DMI_TXP2	
9	13	AC8	DMI_RXN3	
9	14	AC9	DMI_RXP3	
9	15	AC4	DMI_TXN3	
9	16	AB3	DMI_TXP3	

# 12.5 Pads Excluded from XOR Mode(s)

Some pads do not support XOR testing. The majority of the pads that fall into this category are analog related pins (See Table 12-13).

### Table 12-13. XOR Pad Exclusion List

PCI Express	FSB	SM	Miscellaneous
GCLKN	HCLKN	SRCOMP1	RSTIN#
GCLKP	HCLKP	SRCOMP0	
EXP_COMPO	HRCOMP	SMVREF1	
EXP_COMPI	HSCOMP	SMVREF0	
	HVREF	SOCOMP1	
	HSWING	SOCOMPO	
		SM_SLEWOUT1	
		SM_SLEWOUT0	
		SM_SLEWIN1	
		SM_SLEWIN0	

§